# HARDWARE DESCRIPTION LANGUAGE FOR DIGITAL DESIGN

數位設計硬體描述語言

#### Verilog Basics

Materials partly adapted from "Digital System Designs and Practices Using Verilog HDL and FPGAs," M.B. Lin.




The materials presented in these slides are protected. They may not be redistributed, reproduced, or used in any form without the express consent of the instructor, Prof. Chiou, at NCKU EE.



#### OUTLINE

- Verilog Basics
- Structural Modeling
- Dataflow Modeling








The materials presented in these slides are protected. They may not be redistributed, reproduced, or used in any form without the express consent of the instructor, Prof. Chiou, at NCKU EE.



#### CONCEPT OF MODULES

- Module
  - A core circuit (called internal or body)
  - An interface (called ports)



#### MODULES - VERILOG HDL MODULES

#### module --- The basic building block

module Module name

Port List, Port Declarations (if any)

Parameters (if any)

Declarations of wires, regs, and other variables

Instantiation of lower level modules or primitives

Dataflow statements (assign)

always and initial blocks. (all behavioral statements go into these blocks).

Tasks and functions.

endmodule statement

- Almost the same lexical conventions as C language
- Identifiers: alphanumeric characters, \_,
   and \$
  - Verilog is a case-sensitive language
- White space: blank space (\b), tabs (\t), and new line (\n)

- Comments
  - -// --- the remaining of the line
  - /\* ....\*/ --- what in between them
- Sized number: <size>`<base format>
  - <number>
    - -4`b1001
    - 16'habcd

- Unsized number:
  - `<base format><number>
    - **2009**
    - habc
- X OY Z
  - x: an unknown value
  - z: a high impedance

- Negative number:
  - -<size>`<base format><number>
    - -4`b1001
    - -16`habcd
- "\_" and "?"
  - 16`b0101\_1001\_1110\_0000
  - •8'b01??\_11?? // = 8'b01zz\_11zz
- String: "Have a lovely day"




#### CODING STYLE

- Lowercase letters
  - For all signal names, variable names, and port names
- Uppercase letters
  - For names of constants and user-defined types
- Meaningful names
  - For signals, ports, functions, and parameters



#### THE VALUE SET OF THE SIGNAL

- Four-value logic
  - 0 : logic 0, false condition
  - 1: logic 1, true condition
  - z:high-impedance
  - •x:unknown





#### DATA TYPES

- Nets: any hardware connection points
- Variables: any data storage elements

1	Variables							
wire	supply0	reg						
tri	supply1	integer						
wand	tri0	real						
wor	tri1	time						
triand	trireg	realtime						
trior	uwire							



#### **NETS**

- Driven by
  - Primitive
  - continuous assignment
  - force ... release
  - module port



#### TYPES OF NETS

Net Types	Functionality								
wire, tri	for standard interconnection wires (default)								
wor, trior	for multiple drivers that are Wire-ORed								
wand, triand	for multiple drivers that are Wire-ANDed								
trireg	for nets with capacitive storage								
tril	for nets which pull up when not driven								
tri0	for nets which pull down when not driven								
supplyl	for power rails								
supply0	for ground rails								

Nets that are defaulted to single bit nets of type wire. This can be overridden by using the following compiler directive.

'default\_nettype < nettype >


#### VARIABLES

- Assigned value only within
  - Procedural statement
  - Task
  - Function
- Cannot be used as
  - input
  - inout



## MODULE MODELING STYLES







#### MODULE MODELING STYLES

- Structural style
  - Gate level
  - Switch level
- Dataflow style
- Behavioral or algorithmic style
- Mixed style
  - RTL = synthesizable behavioral + dataflow constructs



#### PORT DECLARATION

#### **Variable declaration**

output

Input

wire

**Main body** 

```
module mux2x1(f, s, s_bar, a, b);
  output f;
  input s, s_bar;
  input a, b;
  wire nand1_out, nand2_out;
 // boolean function
  nand(nand1_out, s_bar, a);
  nand(nand2_out, s, b);
  nand(f, nand1_out, nand2_out);
```

endmodule

#### PORT CONNECTION RULES

- Named association
- Positional association



#### PORT DECLARATION

```
module half adder (x, y, s, c);
input x, y;
output s, c;
// -- half adder body-- //
// instantiate primitive gates
  xor xor 1 (s, x, y);
                             Can only be connected by using positional association
  and and (c, x, y);
endmodule *
                       Instance name is optional.
module full adder (x, y, cin, s, cout);
input x, y, cin;
output s, cout;
wire s1,c1,c2; // outputs of both half adders
// -- full adder body-- //
                                          Connecting by using positional association
// instantiate the half adder
                                                  Connecting by using named association
  half adder ha 1(x, y, s1, c1);
 half adder ha 2(.x(cin), .y(s1), .s(s), .c(c2));
  or (cout, c1, c2);
                               Instance name is necessary.
endmodule
```



#### STRUCTURAL MODELING

```
// gate-level hierarchical description of 4-bit adder
// gate-level description of half adder
module half_adder (x, y, s, c);
input x, y;
output s, c;
// half adder body
// instantiate primitive gates
xor (s,x,y);
and (c,x,y);
endmodule
```



#### STRUCTURAL MODELING

```
// gate-level description of full adder
module full_adder (x, y, cin, s, cout);
input x, y, cin;
output s, cout;
wire sl, cl, c2; // outputs of both half adders
// full adder body
// instantiate the half adder
half_adder ha_l (x, y, sl, cl);
half_adder ha_2 (cin, sl, s, c2);
or (cout, cl, c2);
endmodule
```




#### STRUCTURAL MODELING

```
// gate-level description of 4-bit adder
module four_bit_adder (x, y, c_in, sum, c_out);
input [3:0] x, y;
input c_in;
output [3:0] sum;
output c_out;
wire c1, c2, c3; // intermediate carries
// four_bit adder body
// instantiate the full adder
full_adder fa_1 (x[0], y[0], c_in, sum[0], c1);
full_adder fa_2 (x[1], y[1], c1, sum[1], c2);
full_adder fa_3 (x[2], y[2], c2, sum[2], c3);
full_adder fa_4 (x[3], y[3], c3, sum[3], c_out);
endmodule
```



### HIERARCHICAL DESIGN






#### BEHAVIORAL MODELING

```
module full_adder_behavioral(x, y, c_in, sum, c_out);

// I/O port declarations
input x, y, c_in;
output sum, c_out;
reg sum, c_out; // need to be declared as reg types
// specify the function of a full adder
always @(x, y, c_in) // always @(*) or always@(x or y or c_in)
#5 {c_out, sum} = x + y + c_in;
endmodule
```









The materials presented in these slides are protected. They may not be redistributed, reproduced, or used in any form without the express consent of the instructor, Prof. Chiou, at NCKU EE.



### BASIC SIMULATION CONSTRUCTS



(a) Stimulus block at the top-level module.



(b) Stimulus block is considered as a separate module.



#### SYSTEM TASKS FOR SIMULATION

- \$display
  - \$display(ep1, ep2, ..., epn);
    ep1, ep2, ..., epn: quoted strings, variables,
    expressions
- \$monitor
  - \$monitor(*ep*1, *ep*2, ..., *epn*);
- \$monitoton
- \$monitotoff
- \$stop
- \$finish



#### TIME SCALE FOR SIMULATIONS

#### Reference time unit

- `timescale <reference\_time\_unit>/<time\_precision>
  - <reference\_time\_unit>: unit of measurement for times and delays
  - <time\_precision>: the precision to which the delays are rounded off during simulation
- Only 1, 10, 100 are valid integers

#### Examples

- timescale lns/10ps
- timescale 100ns/lns




#### AN EXAMPLE --- A 4-BIT ADDER


```
// Gate-level description of 4-bit adder
module four_bit_adder (x, y, c_in, sum, c_out);
input [3:0] x, y;
input c_in;
output [3:0] sum;
output c_out;
wire C1,C2,C3; // Intermediate carries
// -- four_bit adder body--
// Instantiate the full adder
 full_adder fa_1 (x[0],y[0],c_in,sum[0],C1);
 full_adder fa_2(x[1],y[1],C1,sum[1],C2);
 full_adder fa_3 (x[2],y[2],C2,sum[2],C3);
 full_adder fa_4 (x[3],y[3],C3,sum[3],c_out);
endmodule
```



#### AN EXAMPLE --- A 4-BIT ADDER



(a) The synthesized result of the four-bit addder module



(b) The result after dissovling the first full\_adder module



#### AN EXAMPLE --- A TEST BENCH

```
`timescale 1 ns / 100 ps // time unit is in ns.
module four_bit_adder_tb;
//Internal signals declarations:
reg [3:0] x;
reg [3:0] y;
reg c_in;
wire [3:0] sum;
wire c_out;
// Unit Under Test port map
  four_bit_adder UUT
 (.x(x),.y(y),.c_{in}(c_{in}),.sum(sum),.c_{out}(c_{out}));
reg [7:0] i;
initial begin // for use in post-map and post-par simulations.
// $sdf_annotate ("four_bit_adder_map.sdf", four_bit_adder);
// $sdf_annotate ("four_bit_adder_timesim.sdf", four_bit_adder);
end
```



#### AN EXAMPLE --- A TEST BENCH

```
initial for (i = 0; i <= 255; i = i + 1) begin x[3:0] = i[7:4]; y[3:0] = i[3:0]; c_in = 1'b0; #20; end initial #6000 $finish; initial $monitor($realtime,"ns %h %h %h %h", x, y, c_in, {c_out, sum}); endmodule
```



#### AN EXAMPLE --- SIMULATION RESULTS

```
Ons 0 0 0
                                    280ns 0 e 0
                  00
                                                   00
#
                                    300ns
   20ns
          0
                                            0
                                               f
   40ns
                                    320ns
          0
   60ns
                  03
                                    340ns
                                                    0.2
   80ns
                  () 4
                                    360ns
                                                    03
          0
  100ns
          ()
             5
                  05
                                    380ns
                                                    0.4
  120ns
                                    400ns
          0
             6
                  06
                                                    0.5
  140ns
                                    420ns
                                                    06
  160ns
                                    440ns
            8
                  0.8
          ()
                                               6
  180ns
                                    460ns
          0
             9
               0
                  09
                                                    0.8
  200ns
                                    480ns
                                                    09
                  0a
            а
  220ns
                                    500ns
                  0b
            b
                                                    0a
  240ns
          0
                                    520ns
                                                    0b
                  0c
                                              а
  260ns
                                    540ns
          0
                                            1
            d
               ()
                  0d
                                              h
                                                 ()
```





#### AN EXAMPLE --- SIMULATION RESULTS

/four_bit_adder_tb/x	2	Ь																c					
/four_bit_adder_tb/y	Ь	0	I	2	(3	4	5	76	7	(8	9	a	76	C	\(d	e	Œ	70	1	2	3	4	75
/four_bit_adder_tb/c_in	0					L																	$\perp$
/four_bit_adder_tb/sum	d	Ь	C	d	e		(0	31	2	(3	4	5	6	7	(8	9	\a_	C	ď	е	I	(0	71
/four_bit_adder_tb/c_out	StO															$\top$					$\perp$		$\neg$
Now	)00 ps	111	3600 ns						3700 ns					3800 ns					3900 ns				
Cursor 1	0 ps																						

