## HARDWARE DESCRIPTION LANGUAGE FOR DIGITAL DESIGN

數位設計硬體描述語言

#### Structural Modeling

Materials partly adapted from "Digital System Designs and Practices Using Verilog HDL and FPGAs," M.B. Lin.



The materials presented in these slides are protected. They may not be redistributed, reproduced, or used in any form without the express consent of the instructor, Prof. Chiou, at NCKU EE.




#### OUTLINE

- Verilog Basics
- Structural Modeling
- Dataflow Modeling



# DATAFLOW MODELING







#### BASIC STATEMENTS

Continuous Assignments

```
assign #5 {c_out, sum[3:0]} = a[3:0] + b[3:0] + c_in;
```

- Variations Net declaration assignments
  - >Only one net declaration assignment per net

```
wire out;  // regular continuous assignment
assign out = in1 & in2;
wire out = in1 & in2;  // net declaration assignment
```

Variations – Implicit net declarations

```
wire in1, in2;
assign out = in1 & in2; // out is declared automatically
```

#### **EXPRESSIONS**

#### expression = operators + operands

#### Operators

Arithmetic	Bitwise	Reduction	Relational
+: add - : subtract	~: NOT &: AND	&: AND  : OR	>: greater than <: less than
* : multiply / : divide % : modulus	: OR  ^: XOR  ~^, ^~: XNOR	~&: NAND ~ : NOR ^: XOR	>= : greater than or equal <=: less than or equal
**: exponent	case equality	~^, ^~: XNOR	Miscellaneous
Shift	===: equality	Logical	{ , }: concatenation
<pre>&lt;&lt;: left shift &gt;&gt; : right shift &lt;&lt;&lt; : arithmetic left shift &gt;&gt;&gt;: arithmetic right shift</pre>	!==: inequality  Equality  ==: equality !=: inequality	&&: AND    : OR ! : NOT	{c{}}: replication ?: conditional

#### **EXPRESSIONS**

- Operands
  - >constants
  - > parameters
  - > nets
  - >variables (reg, integer, time, real, realtime)
  - >bit-select
  - >part-sel
  - >array element
  - >function calls



The materials presented in these slides are protected. They may not be redistributed, reproduced, or used in any form without the express consent of the instructor, Prof. Chiou, at NCKU EE.

#### THREE WAYS OF SPECIFYING DELAYS

Regular assignment delay: inertial delay (default)

```
wire in1, in2, out;
assign #10 out = in1 & in2;
```

Net declaration assignment delay

```
wire \#10 out = in1 & in2;
```

Net declaration delay

```
wire #10 out;
assign out = in1 & in2;
```

#### OPERANDS: CONSTANTS

#### integer

- Simple decimal form: -123; 12345
- ➤ Base format notation: 16'habcd; 2009; 4'sb1001 // -7

#### real

- Decimal notation: 1.5; .3 //illegal; 1295.872
- > Scientific notation: 15E12; 32E-6; 26.176\_45\_e-12
- string: a sequence of characters within double quotes("")
  - only be specified in a single line
  - > a character in an 8-bit ASCII code

#### DATA TYPES

Nets: any hardware connection points

- Variables: any data storage elements
  - reg
  - integer
  - time
  - real
  - realtime



#### DATA TYPES: THE reg VARIABLE

- Hold a value between assignments
- May be used to model hardware registers
- Examples

```
reg a, b;
reg [7:0] data_a;
reg [0:7] data_b;
reg signed [7:0] d;
```

#### DATA TYPES: THE integer VARIABLE

- Contains integer values
- Has at least 32 bits
- Is treated as a signed reg variable with the LSB being bit 0

```
integer i, j;
integer data[7:0];
```



#### DATA TYPES: THE time VARIABLE

- Used for storing and manipulating simulation time
- Used in conjunction with the \$time system task
- Only unsigned value and at least 64 bits, with the LSB being bit 0

```
time events;
time current_time;
```



#### DATA TYPES: THE real and realtime VARIABLE

- Cannot use range declaration
- Defaulted to zero (0.0)
   real events;
   realtime current\_time;

#### DATA TYPES: THE real and realtime VARIABLE

- Cannot use range declaration
- Defaulted to zero (0.0)
   real events;
   realtime current\_time;



#### **OPERANDS: VECTORS**

- A vector = multiple bit width
  - [high:low] or [low:high]
  - The leftmost bit is the MSB
  - include nets and reg data types

A scalar = 1-bit vector

NCKU EE

LPHP Lab

#### OPERANDS: BIT-SELECT AND PART-SELECT

- integer and time are allowed
- real and realtime are not allowed
- Constant part select: data\_bus[3:0], bus[3]
- Variable part select:

```
[<starting_bit>+:width]: data_bus[8+:8] [<starting_bit>-:width]: data_bus[15-:8]
```



#### OPERANDS: ARRAY AND MEMORY ELEMENTS

- All net and variable data types are allowed
- An array element can be a scalar or a vector

```
wire a[3:0];
reg d[7:0];
wire [7:0] x[3:0];
reg [31:0] y[15:0];
integer states [3:0];
time current[5:0];
```

#### OPERANDS: MEMORY

- Memory
  - model ROM, RAM, or register files
- Reference
  - a whole word or
  - a portion of a word of memory

```
reg [7:0] mema [7:0];
reg [7:0] memb [3:0][3:0];
wire sum [7:0][3:0];

mema[4][3]
mema[5][7:4]
memb[3][1][1:0]
sum[5][0]
sum[5][0]
```

### OPERATORS

The materials presented in these slides are protected. They may not be redistributed, reproduced, or used in any form without the express consent of the instructor, Prof. Chiou, at NCKU EE.

#### BITWISE AND ARITHMETIC OPERATORS

#### Bitwise:

- A bit-by-bit operation
  - A z is treated as x
  - The shorter operand is zero-extended

Symbol	Operation
~	Bitwise negation
&	Bitwise and
	Bitwise or
^	Bitwise exclusive or
~^, ^~	Bitwise exclusive nor

#### Arithmetic:

- The result is x if any operand bit has a value x
- Negative numbers are represented as 2's complement

Symbol	Operation
+	Addition
-	Subtraction
*	Multiplication
/	Division
**	Exponent (power)
%	Modulus


#### CONCATENATION/REPLICATION OPERATORS

- Concatenation operatory = {a, b[0], c[1]};
- Replication operator
   y = {a, {4{b[0]}}, c[1]};

Symbol	Operation
{ , }	Concatenation
{const_expr{}}	Replication

An Example: a 4-bit full adder

```
// specify the function of a 4-bit adder assign {c_out, sum} = x + y + c_in;
```




NCKU EE LPHP Lab The materials presented in these slides are protected. They may not be redistributed, reproduced, or used in any form without the express consent of the instructor, Prof. Chiou, at NCKU EE.

#### A 4-BIT TWO'S COMPLEMENT ADDER

• How do we do 2's complement addition?

```
// specify the function of a two's complement adder assign t = y ^ {4\{c_in\}}; assign \{c_out, sum\} = x + t + c_in;
```




#### REDUCTION OPERATORS

- Perform only on one vector operand
  - Carry out a bit-wise operation
  - Yield a 1-bit result
  - Work bit by bit from right to left

Symbol	Operation
&	Reduction and
~&	Reduction nand
	Reduction or
~	Reduction nor
^	Reduction exclusive or
~^, ^~	Reduction exclusive nor

#### A 9-BIT PARITY GENERATOR


```
// dataflow modeling using reduction operator assign ep = ^x; // even parity generator assign op = ^e; // odd parity generator
```



NCKU EE LPHP Lab The materials presented in these slides are protected. They may not be redistributed, reproduced, or used in any form without the express consent of the instructor, Prof. Chiou, at NCKU EE.

#### AN ALL-BIT-ZERO/ONE DETECTOR

```
// dataflow modeling assign zero = \sim(|x); // all-bit zero assign one = &x; // all-bit one
```



#### LOGICAL AND RELATIONAL OPERATORS

#### Logical:

- Always evaluate to a 1-bit value, 0, 1, or x
- The result is x (a false condition) if any operand bit is x or z

Symbol	Operation
!	Logical negation
&&	Logical and
	Logical or

#### Relational:

- The result is 1 if the expression is true and 0 if the expression is false
- Return x if any operand bit is x or z


Symbol	Operation
>	Greater than
<	Less than
>=	Greater than or equal
<=	Less than or equal

#### EQUALITY OPERATORS

- Compare the two operands bit by bit
  - The shorter operand is zeroextended
  - Return 1 if the expression is true and 0 if the expression is false
- The operators (==,!=)
  - yield an x if any operand bit is x or z
- The operators (===,!==)
  - yield a 1 if the two operands exactly match
  - 0 if the two operands not exactly match

Symbol	Operation
==	Logical equality
!=	Logical inequality
===	Case equality
!==	Case inequality

#### A 4-BIT MAGNITUDE COMPARATOR



#### // dataflow modeling using relation operators

assign Oaeqb = 
$$(a == b) \&\& (Iaeqb == 1);$$
 // = assign Oagtb =  $(a > b) \parallel ((a == b)\&\& (Iagtb == 1));$  // > assign Oaltb =  $(a < b) \parallel ((a == b)\&\& (Ialtb == 1));$  // <

#### SHIFT OPERATORS

- Logical shift operators
- Arithmetic shift operators

Symbol	Operation
>>	Logical right shift
<<	Logical left shift
>>>	Arithmetic right shift
<<<	Arithmetic left shift

```
input signed [3:0] x;
output [3:0] y;
output signed [3:0] z;
assign y = x >> 1;
assign z = x >>> 1;
```

The materials presented in these slides are protected. They may not

be redistributed, reproduced, or used in any form without the

express consent of the instructor, Prof. Chiou, at NCKU EE.

#### CONDITIONAL OPERATORS

- Usage: condition\_expr? true\_expr: false\_expr;
  - If condition\_expr = x or z: the result = true\_expr & false\_expr (0 and 0 gets 0, l and l gets l, others gets x)
- A simple example,

assign out = selection ? in\_1: in\_0;

A 4-to-1 MUX

// using conditional operator (?:)
assign out = s1 ? ( s0 ? i3 : i2) : (s0 ? i1 : i0) ;

