

Intel FPGA Software: Quartus Prime

Advisor: Lih-Yih Chiou

Lecturer: David

Date: 2024/04/18











- Introduction to FPGA
- Tool Installation
- Quartus Basic GUI
 - Create Project
 - EDA tools Setting
 - Compilation & Synthesis
 - Waveform Simulation
 - Power, Performance and Area





Outline

- Introduction to FPGA
- Tool Installation
- Quartus Basic GUI
 - Create Project
 - → EDA tools Setting
 - Compilation & Synthesis
 - Waveform Simulation
 - Power, Performance and Area





Introduction to FPGA (1/2)

- The two most popular choices for FPGAs are Xilinx (AMD) and Altera (Intel).
- FPGA Device Family Comparison

Application	Application AMD-Xilinx Devices Ir	
Highest performance	Versal* Prime Versal* Premium	Intel® Agilex™ F-Series Intel® Agilex™ I-Series
High performance	Virtex* UltraScale+* Kintex* UltraScale+* Xynq* UltraScale+*	Intel [®] Agilex [™] F-Series Intel [®] Agilex [™] I-Series Intel [®] Stratix [®] 10 GX/SX/TX/MX/DX
Mid-range	Virtex* UltraScale* Kintex* UltraScale* Zynq* -7000	Intel® Stratix® 10 GX/SX/TX/MX/DX Intel® Arria® 10 GX/SX
Low cost	Artix* -7	Intel [®] Cyclone [®] 10GX



Introduction to FPGA (2/2)

- Logic Blocks
 - General logic blocks
 - Programmable to perform different


I/O Block

- Reconfigurable Interconnect
 - Programmable routing channels
 - Connecting blocks and I/O
- □ I/O Blocks
 - Connecting the chip to the outside

Configurable Logic Block

- Dedicated Hardware
 - Memory (SRAM, BRAM, URAM)
 - DSP (Multiplier)
 - Special function unit


Most of the delay in the FPGA comes from the interconnect





Logic Elements in the Cyclone IV

LEs are compact and provide advanced features with efficient logic usage.




https://cdrdv2-public.intel.com/653677/cyiv-51002.pdf

No part of this confidential report may be reproduced in any form without written permission from Prof. Lih-Yih Chiou NCKU LPHP Lab, Taiwan



Basic Flow Diagram

FPGA design flow overview





Basic Design Flow (1/2)

- Design Constraint
 - Constraints are used to influence the FPGA synthesis and implementation.
 - To specify the design performance requirements that must be made and guide the tools toward meeting those requirements.
 - The primary constraint types are:
 - Synthesis
 - Influence the details of how the synthesis of HDL code to RTL occurs
 - I/O (Pin Assignment)
 - ➤ To assign a signal to a specific I/O (pin) or I/O bank
 - Timing
 - To specify the timing characteristics of the design.
 - May affect all internal timing interconnections or delays.
 - Area
 - To map specific circuit to a range of resources within the FPGA.





Basic Design Flow (2/2)

- Synthesis
 - → After coding up your HDL code, you will need a tool to check the syntax and generate a netlist.
- Implementation
 - → Translate
 - Merges multiple design files and design constraint information to produce a compatible design file (netlist).
 - Map
 - Fits the design within the available resources on the target.
 - Maps the schematic to physical logic units.
 - Compiles functions into basic LUT-based groups.
 - Placement & Routing
 - Place components onto the chip, connect the components, and extract timing data into reports






Outline

- Introduction to FPGA
- Tool Installation
- Quartus Basic GUI
 - Create Project
 - → EDA tools Setting
 - Compilation & Synthesis
 - Waveform Simulation
 - Power, Performance and Area



Tool Installation (1/9)

- Quartus Prime 17.1 Lite: Download Link
- Click Individual Files





Tool Installation (2/9)

Download the executable files for two specific devices and one software program.







Tool Installation (3/9)

☐ Three file been downloaded, click executable file to installation.


名稱	修改日期	類型	大小
∨ 今天			
QuartusLiteSetup-17.1.0.590-windows.exe	2024/4/4 下午 06:38	應用程式	1,820,218
cyclone10lp-17.1.0.590.qdz	2024/4/4 下午 06:51	QDZ 檔案	272,452 KB
cyclone-17.1.0.590.qdz	2024/4/4 下午 06:53	QDZ 檔案	477,849 KB



LPHPLME VLSI Design LAB


Tool Installation (4/9)

Click Next



LPHPLHR VLSI Design LAB

Tool Installation (5/9)









Tool Installation (6/9)

Click Next




Tool Installation (7/9)

Select the Devices we had download before.




Tool Installation (8/9)

Ensure your pc has enough space for installation.



Tool Installation (9/9)

Wait for installation and click finish at the end.






Outline

- Introduction to FPGA
- Tool Installation
- Quartus Basic GUI
 - → Create Project
 - EDA tools Setting
 - Compilation & Synthesis
 - Waveform Simulation
 - Power, Performance and Area



Create new Project (1/7)

☐ File > New Project Wizard...



LPHPLMB VLSI Design LAB


Create new Project (2/7)

New Project Wizard			×
Directory, Name, Top-Level Ent	ity		
What is the working directory for this project?	1. Specify the war All file paths mu	orking directory	for the project
C:/Users/david/Desktop/StudentID_Lab5 What is the name of this project?	All file patris file	ist be in English.	
median_fliter What is the name of the top-level design entity	for this project? This name i	s case sensitive and must ex	actly
match the entity name in the design file.	To the project This hame		
Use Existing Project Settings			
2. Assign a project name that top module name.		<pre>median_fliter.sv X C: > Users > david > D 1</pre>	t port
	3. Click Next>		
< <u>B</u> a	ack <u>N</u> ext > <u>F</u> in	ish Cancel <u>H</u>	<u>l</u> elp




LPHPLAR VLSI Design LAB

Create new Project (3/7)



LPHPLNB VLSI Design LAB

Create new Project (4/7)



LPHPLFI VLSI Design LAB

Create new Project (5/7)

•	device you want to ta	_	•		-1	
	ional device support w					
To determine the ver	sion of the Quartus Pr	ime softwa	re in which your	target device is	s supported, refe	r to the <u>Device Support List</u> webpage.
Device family				Show in 'Avail	lable devices' list	
<u>F</u> amily: Cyclone IV	E		-	Pac <u>k</u> age:	Any	•
Dev <u>i</u> ce: All	D 4 E		▼	Pin <u>c</u> ount:	Any	•
ng Cyclone Target device	IVE			Core speed gr		-
					aue. Ally	
O <u>A</u> uto device sele	•			Name filter:		
 Specific device 	selected in 'Available d	levices' list		Show adva	anced devices	
Other: n/a						
A <u>v</u> ailable devices:						
Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory Bits	Embedded multiplier 9-bit
EP4CE115F23C9L	1.0V	114480	281	281	3981312	532
EP4CE115F23I7	1.2V	114480	281	281	3981312	532
ED/CE115E23181	1 OV	114480	201	281	3081312	522
EP4CE115F29C7	1.2V	114480	529	529	3981312	532
	1.2 V	114460	329	229	3901312	332
EP4CETT3F29C0	1.0V	114480	529	529	3981312	532 2. EP4CE
		114480	529	529	3981312	532 2. LP4CL
EP4CETT3FZ9C0	1.0V		529	529	3981312	532
EP4CE115F29C8 EP4CE115F29C8L	1.0V 1.2V	114480			2004242	532
EP4CE115F29C0 EP4CE115F29C8L EP4CE115F29C9L		114480 114480	529	529	3981312	
EP4CE115F29C8L EP4CE115F29C8L EP4CE115F29C9L EP4CE115F29I7	1.2V		529	529	3981312	

Create new Project (6/7)

Specify the Simulation EDA tools.

New Project Wizard				×
EDA Tool Setting	ŗs			
Specify the other EDA to	ols used with the Qua	artus Prime software to	develop your project.	
EDA tools:				
Tool Type	Tool Name	Format(s)	Run Tool Automatically	
Design Entry/Synthesis	<none> ▼</none>	<none> *</none>	Run this tool automatically to synthesize the current design	
Simulation	ModelSim-Altera ▼	SystemVerilog HDL 🔻	Run gate-level simulation automatically after compilation	
Board-Level	Timing	<none> ▼</none>		
	Symbol	<none> ▼</none>	1.	
	Signal Integrity	<none> ▼</none>	Tool Name: ModelSim-Altera	
	Boundary Scan	<none> ▼</none>	Format(s): SystemVerilog HDL	
			2. Click <u>N</u> ext>	

Create new Project (7/7)

Ensure the project summary remains consistent with the previous setting.

New Project Wizard	×
Summary	
When you click Finish, the project will be created with the following s	settings:
Project directory:	C:/Users/david/Desktop/StudentID_Lab5
Project name:	median_fliter
Top-level design entity:	median_fliter
Number of files added:	1
Number of user libraries added:	0
Device assignments:	
Design template:	n/a
Family name:	Cyclone IV E
Device:	EP4CE115F29C7
Board:	n/a
EDA tools:	
Design entry/synthesis:	<none> (<none>)</none></none>
Simulation:	ModelSim-Altera (SystemVerilog HDL)
Timing analysis:	0
Operating conditions:	
VCCINT voltage:	1.2V
Junction temperature range:	o-85 °C <u>F</u> inish
	< Back Next > Finish Cancel Help




Outline

- Introduction to FPGA
- Tool Installation
- Quartus Basic GUI
 - Create Project
 - → EDA tools Setting
 - Compilation & Synthesis
 - Waveform Simulation
 - Power, Performance and Area



Setting Options for EDA Tools (1/4)

□ Tool > Options...




Following our ModelSim installation tutorial typically installs the executable in this default location. However, there may be variations depending on your specific setup.

/ General	EDA Tool Options	
EDA Tool Options	Specify the directo	ry that contains the tool executable for each third-party EDA tool:
Fonts Headers & Footers Setting Vinternet Connectivity Notifications Libraries Vip Settings IP Catalog Search Locat Design Templates License Setup Preferred Text Editor Processing Tooltip Settings Viessages Colors Fonts	EDA Tool Precision Synth Synplify Synplify Pro Active-HDL Riviera-PRO ModelSim QuestaSim	Directory Containing Tool Executable C\intelFPGA\17.1\modelsim_ase\win32aloem



Setting Options for EDA Tools (2/4)

Assignments > Settings



Setting Options for EDA Tools (3/4)

Add test bench to project at ModelSim.

✓ Settings - median_fliter	- u X	✓ Test Benches X
Category:	Device/Board	Specify settings for each test bench.
Category: General Files Libraries IP Settings IP Catalog Search Locations Design Templates Operating Settings and Conditic Voltage Temperature Compilation Process Settings Incremental Compilation EDA Tool Settings Design Entry/Synthesis Simulation Board-Level Compiler Settings VHDL Input Verilog HDL Input Default Parameters TimeQuest Timing Analyzer Assembler Design Assistant Signal Tap Logic Analyzer Logic Analyzer Interface Power Analyzer Settings SSN Analyzer	Simulation Specify options for generating output files for use with other EDA tools. Tool name: ModelSim-Altera Run gate-level simulation automatically after compilation EDA Netlist Writer settings Format for output netlist: SystemVerilog HDL Time scale: 1 ps Output directory: simulation/modelsim Map illegal HDL characters Options for Power Estimation Generate Value Change Dump (VCD) file script Script Settings Design instance name: More EDA Netlist Writer Settings NativeLink settings 1. Select Test Benches None Compile test bench: Use script to set up simulation: Script to compile test bench: Reset	Specify settings for each test bench. Existing test bench settings: Name
	₩ Buy Software OK Cancel Apply Help	File Name Library HDL Version Remove tb_median_fliter.sv Up Down Properties
No n	art of this confidential report may be reproduced in any	OK Cancel Help

written permission from Prof. Lih-Yih Chiou NCKU LPHP Lab, Taiwan

Setting Options for EDA Tools (4/4)

Synopsys Design Constraints (SDC) files can be used to define the clock period during the synthesis stage.

Settings - median fliter Device/Board... Category: General Specify TimeQuest Timing Analyzer options. 2. Add SDC file Libraries SDC files to include in the project IP Settings IP Catalog Search Locations Design Templates Operating Settings and Conditio Remove Voltage Temperature Up Compilation Process Settings median filter.sdc Synopsys Design Constraints File Down Incremental Compilation **EDA Tool Settings** Design Entry/Synthesis Simulation Board-Level Compiler Settings 1. TimeQuest Timing Analyzer VHDL Input Enable Advanced I/O Timing Report worst-case paths during compilation Verilog HDL Input Tcl Script File for customizing reports during compilation Default Parameters TimeQuest Timing Analyzer Tcl Script File name: Assembler Run default timing analysis before running custom script Design Assistant Signal Tap Logic Analyzer Metastability analysis Logic Analyzer Interface Power Analyzer Settings Synchronizer identification: Auto SSN Analyzer Associates a Synopsys Design Constraint File (.sdc) with this patt. Apply > OK ₩ Buy Software





Synopsys Design Constraints files

- By default, clock cycles in SDC files are specified in nanoseconds (ns). Ensure the clock period in the SDC file matches the value defined in your testbench.
- The clock port name in the SDC file should match the corresponding clock port name in your top-level module.






Outline

- Introduction to FPGA
- Tool Installation
- Quartus Basic GUI
 - Create Project
 - → EDA tools Setting
 - Compilation & Synthesis
 - Waveform Simulation
 - Power, Performance and Area



Design Compilation

When you run any module, the Compiler runs automatically and generates detailed reports at each stage.






Error and Warning Messages

Upon compilation, errors will be displayed in the terminal, Double-clicking the error message should navigate you to the line of code where the error

Quartus Prime Lite Edition - C:/Users/david/Desktop/StudentID_Lab5/median_fliter - median_flite
File Edit View Project Assignments Processing Tools Window Help


occurred.





RTL Viewer Overview (1/3)

- Allowing you to view a register transfer level (RTL) graphical representation of Intel® Quartus® Prime integrated synthesis results.
- Tool > Netlist Viewers > RTL Viewer









RTL Viewer Overview (2/3)

Schematic view of the design netlist after software performs netlist extraction, but before technology mapping and synthesis or fitter optimizations.




RTL Viewer Overview (3/3)

Double click to view FSM.



□ Double click to view submodule (Sorting Combinational circuit)







Outline


- Introduction to FPGA
- Tool Installation
- Quartus Basic GUI
 - Create Project
 - → EDA tools Setting
 - Compilation & Synthesis
 - Waveform Simulation
 - Power, Performance and Area



Before ModelSim Simulation

■ Within Quartus projects, simulation files are typically located at \$(your_path)/simulation/modelsim. Be mindful of using relative file paths in your testbench to ensure proper access.






Ensure you close ModelSim before returning to Quartus after completing each waveform simulation. Important



Run RTL simulation

Tool > Run Simulation Tool > RTL Simulation






Run RTL simulation and Launch ModelSim

Running the simulation through Quartus should produce results identical to those obtained by directly running it on ModelSim with pre-synthesis


RTL.






Run Gate-Level Simulation

Tool > Run Simulation Tool > RTL Simulation



Run Gate-Level Simulation and Launch ModelSim

After synthesis, the waveform may exhibit transition uncertainty. Additionally, simulation results might indicate timing violations due to insufficient clock frequency, leading to final failure.






Outline

- Introduction to FPGA
- Tool Installation
- Quartus Basic GUI
 - Create Project
 - EDA tools Setting
 - Compilation & Synthesis
 - Waveform Simulation
 - → Power, Performance and Area



TimeQuest Timing Analyzer (1/3)


In TimeQuest Timing Analyzer, red text after synthesis indicates potential timing violations in your design. To address this, you'll need to increase the clock period defined in both the SDC file and testbench, followed by another synthesis run.





TimeQuest Timing Analyzer (2/3)

□ In this scenario, timing violations occur in two timing models (Slow 1200mV 85C Model & Slow 1200mV 0C Model). Clicking on the specific timing model and reviewing the Fmax Summary will reveal the expected clock frequency for your design.




No part of this confidential report may be reproduced in any form without written permission from Prof. Lih-Yih Chiou NCKU LPHP Lab, Taiwan

TimeQuest Timing Analyzer (3/3)

The worst-case timing paths highlight the critical path in your design.

The setup timing slack is calculated by subtracting the data delay from the clock period.



LPHPLHR VLSI Design LAB

Power Analyzer Tool (1/5)

For accurate power estimation during simulation, utilize the VCD file format for waveform data capture.
The \$dumpvars task shall be used to


file specified by \$dumpfile.

Freely adjust the scope to view any desired waveform region.

🕥 Quartus Prime Lite Edition - C:/Users/david/Desktop/StudentID_Lab5/median_fliter - median_flite

list which variables to dump into the

Once you have generated the VCD file, proceed with power analysis.
Processing > Proces



LPHPLHR VLSI Design LAB


Power Analyzer Tool (2/5)


Import the VCD file for dynamic power analysis.

Use input file(s) to initialize toggle rates and static probabilities during power analysis Add Power Input File(s) Click Add Power Input File(s) Write out signal activities used during power analysis Output file name:	
Add Power Input File(s) Output file Click Add Power Input File(s) Write out signal activities used during power analysis	
Click Add Power Input File(s) Write out signal activities used during power analysis	
Write out signal activities used during power analysis	
Write out signal activities used during power analysis	
Output file name:	
Early Power Estimation File	
Write out Early Power Estimation file	
Output file name:	
Default toggle rates for unspecified signals	
Default toggle rate used for input I/O signals: 12.5	•
Default toggle rate used for remaining signals	
O Use default value: 12.5 %	-
Use vectorless estimation	
Cooling Solution and Temperature	
	0%
00:00:00	
▼ Start Stop	Report

Power Analyzer Tool (3/5)

Quartus generates the simulation folder, which contains the VCD file.







Power Analyzer Tool (4/5)


Click "Start" to initiate the power analysis. Once complete, access the power estimation report by clicking "Report."

Dutput file		
☐ Write out signal activities used during power analys	sis	
Output file name:		
Early Power Estimation File		
Write out Early Power Estimation file		
Output file name:		
Default toggle rates for unspecified signals		
Default toggle rate used for input I/O signals: 12.5		%
Default toggle rate used for remaining signals		
O Use default value: 12.5		% *
O Use vectorless estimation		
	Cooling Solution and Temperature	
		1009
	00:00:15	2.



Power Analyzer Tool (5/5)

Summary of Power Analysis





Flow Summary

The Flow Summary section of the compilation report indicates whether the design exceeds the available device resources, and reports resource utilization, including pins, memory bits, DSP blocks, and PLLs.

The logic elements provide a preliminary estimate of the synthesis area for your design.

File Edit View Project Assignments Processing Tools Window Help median fliter Compilation Report - median fliter - 0 11 5 × Project Navigator Hierarchy Log Table of Contents Flow Summary Entity:Instance Flow Summary <<Filter>> Cyclone IV E: EP4CE115F29C7 Flow Settings Flow Status Successful - Thu Apr 11 09:54:12 2024 > median_fliter ** Flow Non-Default Global Settir **Ouartus Prime Version** 17.1.0 Build 590 10/25/2017 SJ Lite Edition = Flow Elapsed Time Revision Name median fliter ■ Flow OS Summary Top-level Entity Name median fliter **▼** ■ □ ₽ Compilation Flow Log Family Cyclone IV E Analysis & Synthesis Task Device EP4CE115F29C7 > 📙 Fitter Timing Models Compile Design 00:00:38 Assembler Total logic elements 823 / 114,480 (< 1 %) Analysis & Synthesis 00:00:12 TimeQuest Timing Analyzer Total registers > Fitter (Place & Route) 00:00:17 > EDA Netlist Writer Total pins 72 / 529 (14%) > Assembler (Generate programming files) 00:00:05 Flow Messages Total virtual pins > TimeQuest Timing Analysis 00:00:02 Flow Suppressed Messages Total memory bits 0 / 3.981,312 (0%) > EDA Netlist Writer 00:00:02 Embedded Multiplier 9-bit elements 0 / 532 (0%) Edit Settings Total PLLs 0/4(0%) Program Device (Open Programmer)

Thank you for your attention

