## HARDWARE DESCRIPTION LANGUAGE FOR DIGITAL DESIGN

數位設計硬體描述語言

#### Structural Modeling

Materials partly adapted from "Digital System Designs and Practices Using Verilog HDL and FPGAs," M.B. Lin.



The materials presented in these slides are protected. They may not be redistributed, reproduced, or used in any form without the express consent of the instructor, Prof. Chiou, at NCKU EE.




#### OUTLINE

- Verilog Basics
- Structural Modeling
- Dataflow Modeling



# STRUCTURAL MODELING








#### BASICS GATES



0	and		i	2	
a			1	X	Z
	0	0	0	0	0
1	1	0	1	X	X
1.	X	0	X	X	X
	Z	0	X	X	X

(a) and gate



nand			i2			
		0	1	X	Z	
	0	1	1	1	1	
1	1	1	0	X	X	
•	X	1	X	X	X	
	Z	1	X	X	X	

i1 ————————————————————————————————————	out
i2	Out

or			i	2	
		0	1	X	Z
	0	0	1	X	X
	1	1	1	1	1
	X	X	1	X	X
	Z	X	1	X	X

(c) or gate



	nor		i.	2	
	OI	0	1	X	Z
	0	1	0	X	X
	1	0	0	0	0
; <del>,</del>	X	X	0	X	X
	Z	X	0	X	X

(b) nand gate

(d) nor gate

The materials presented in these slides are protected. They may not be redistributed, reproduced, or used in any form without the express consent of the instructor, Prof. Chiou, at NCKU EE.



xor		i2				
		0	1	X	Z	
	0	0	1	X	X	
_	1	1	0	X	X	
.1	X	X	X	X	X	
	Z	X	X	X	X	


(e) xor gate



xnor			i	2	
		0	1	X	Z
	0	1	0	X	X
1	1	0	1	X	X
1	X	X	X	X	X
	Z	X	X	X	X


(f) xnor gate

#### BASICS GATES




in	out
0	0
1	1
x	x
z	x

(a) buffer




in	out
0	1
1	0
X	x
z	x

(b) not gate




bufif0			ct	trl	
		0	1	X	z
	0	0	Z	L	L
in	1	1	$\mathbf{z}$	Η	Н
į	X	X	$\mathbf{Z}$	X	x
	Z	X	Z	X	x

(a) bufif0




notif0			C1	trl	
		0	1	X	Z
	0	1	Z	Н	Н
!!	1	0	Z	L	L
1	X	x	Z	X	X
	Z	X	Z	X	X

(b) notif0



bufif1		ctrl			
		0	1	X	Z
	0	Z	0	L	L
in	1	z	1	Η	Н
ij	X	Z	X	X	x
	Z	Z	X	X	X

(c) bufif1



notif1		ctrl			
		0	1	X	Z
in	0	Z	1	Н	Н
	1	Z	0	L	L
	X	Z	X	X	X
	Z	Z	X	X	X

(d) notif1

#### INSTANTIATION OF BASIC GATES

To instantiate and/or gates

```
gatename [instance_name](output, input1, input2, ..., inputn);
```

• instance\_name is optional

```
module basic_gates (x, y, z, f);
input x, y, z;
output f;
wire a, b, c;

// Structural modeling
nor g1 (b, x, y);
not g2 (a, x);
and g3 (c, a, z);
nor g4 (f, b, c);
endmodule

The materials presented in these slides are protected. They may not
```

NCKU EE LPHP Lab The materials presented in these slides are protected. They may not be redistributed, reproduced, or used in any form without the express consent of the instructor, Prof. Chiou, at NCKU EE.

#### ARRAY OF INSTANCES

- Array instantiations may be a synthesizer dependent!
  - Suggestion: check this feature before using the synthesizer

```
wire [3:0] out, in1, in2;
// basic array instantiations of nand gate.
nand n_gate[3:0] (out, in1, in2);

// this is equivalent to the following:
nand n_gate0 (out[0], in1[0], in2[0]);
nand n_gate1 (out[1], in1[1], in2[1]);
nand n_gate2 (out[2], in1[2], in2[2]);
nand n_gate3 (out[3], in1[3], in2[3]);
```

#### AN EXAMPLE --- A 1-BIT FULL ADDER


```
module full adder structural(x, y, c in, s, c out);
// I/O port declarations
input x, y, c in;
output s, c out;
wire s1, c1, c2, c3;
// Structural modeling of the 1-bit full adder.
 xor xor s1(s1, x, y); // compute sum.
 xor xor s2(s, s1, c in);
  and and c1(c1, x, y); // compute c x - c
  and and c2(c2, x, c in);
                                       c_in
  and and c3(c3, y, c in);
                                                           c1
    or cout(c out, c1, c2, c3);
endmodule
                                                           c2
                                                                           c out
                                                           c3
```

#### AN EXAMPLE --- A 4-TO-1 MULTIPLEXER

```
module mux4 to 1 structural (i0, i1, i2, i3, s1, s0,
out);
input i0, i1, i2, i3, s1, s0;
output out;
wire s1n, s0n; // Internal wire
wire y0, y1, y2, y3;
// Gate instantiations
  not (s1n, s1); // Create s1n and s0n signals
  not (s0n, s0);
  and (y0, i0, s1n, s0n);
  and (y1, i1, s1n, s0);
                                                              (c) Logic circuit
  and (y2, i2, s1, s0n);
  and (y3, i3, s1, s0);
  or (out, y0, y1, y2, y3);
endmodule
```

NCKU EE LPHP Lab The materials presented in these slides are protected. They may not be redistributed, reproduced, or used in any form without the express consent of the instructor, Prof. Chiou, at NCKU EE.

#### AN EXAMPLE --- A 9-BIT PARITY GENERATOR



#### AN EXAMPLE --- A 9-BIT PARITY GENERATOR


```
module parity gen 9b structural(x, ep, op);
// I/O port declarations
input [8:0] x;
output ep, op;
wire c, d, e, f, g, h, j;
 xor xor 11(c, x[0], x[1]); // first level
 xor xor 12(d, x[2], x[3]);
 xor xor 13(e, x[4], x[5]);
 xor xor 14(f, x[6], x[7]);
 xor xor 21(g, c, d); // second level
 xor xor 22(h, e, f);
 xor xor 31(i, g, h); // third level
 xor xor_ep(ep, i, x[8]); // fourth level
  xnor xnor op(op, i, x[8]);
endmodule
```

#### INSTANTIATION OF TRISTATE BUFFERS

To instantiate tristate buffers

buf\_name[instance\_name](output, input, control);

• The instance\_name is optional



```
// 2-to-1 mux

module two_to_one_mux_tristate (x, y, s, f);
input x, y, s;
output f;
tri f; // internal declaration


// data selector body
bufif0 b1 (f, x, s);
bufif1 b2 (f, y, s);
endmodule
```

#### WAND/TRIAND AND WOR/TRIOR


triand/ wand	0	1	X	Z
0	0	0	0	0
1	0	1	X	1
X	0	X	X	X
z	0	1	X	Z

trior/ wor	0	1	X	Z
0	0	1	X	0
1	1	1	1	1
X	X	1	X	X
Z	0	1	X	Z

#### WIRED AND GATES



module open\_drain (w, x, y, z, f);
input w, x, y, z;
output f;
wand f; // internal declaration
// wired AND logic gate
 nand n1 (f, w, x);
 nand n2 (f, y, z);
endmodule




(b) Logic symbol


#### DELAY MODELS


- Inertial delay model
  - To model gate delays
  - The default gate delay is 0
  - The default delay model for HDL (Verilog HDL and VHDL)
- Transport delay model
  - To model net (i.e. wires) delays
  - The default delay of a net is zero




#### THE EFFECTS OF INERTIAL DELAYS










### THE EFFECTS OF TRANSPORT AND INERTIAL DELAYS



Transport delay

#### GATE DELAY SPECIFICATIONS


- Specify propagation delay only
  - gatename #(prop\_delay)
     [instance\_name](output, in\_1, in\_2,...);
- Specify both rise and fall times
  - gatename #(t\_rise, t\_fall)
     [instance\_name](output, in\_1, in\_2,...);
- Specify rise, fall, and turn-off times (tristate buffers)
  - gatename #(t\_rise, t\_fall, t\_off)
    [instance\_name](output, in\_1, in\_2,...);

Delay specifier: min:typ:max


#### GATE DELAYS SPECIFICATIONS

```
// Only specify one delay
and \#(5) a1 (b, x, y);
// Only specify one delay using min:typ:max
not \#(10:12:15) n1 (a, x);
// Specify two delays using min:typ:max
and #(10:12:15, 12:15:20) a2 (c, a, z);
// Specify three delays using min:typ:max
bufif0 #(10:12:15, 12:15:20, 12:13:16) buf1 (f, b, c);
```

#### A DYNAMIC HAZARD EXAMPLE



(a) Logic circuit



(b) Timing

#### A DYNAMIC HAZARD EXAMPLE

```
// dynamic hazard example
module hazard dynamic(w, x, y, z, f);
input w, x, y, z;
output f;
// internal declaration
wire a, b, c, d, e;
// logic circuit body
   nand #5 nand1 (b, x, w);
   not #5 n1 (a, w);
   nand #5 nand2 (c, a, y);
   nand #5 nand3 (d, b, c);
   nand #5 nand4 (e, w, z);
   nand #5 nand5 (f, d, e);
endmodule
```

#### A DYNAMIC HAZARD EXAMPLE

```
'timescale 1ns / 1ns
module hazard dynamic tb;
reg w, x, y, z;
wire f;
// Unit Under Test port map
   hazard dynamic UUT (.w(w),.x(x),.y(y),.z(z),.f(f));
initial begin
           w = 1'b0; x = 1'b0; y = 1'b0; z = 1'b0;
     #5 x = 1'b1; y = 1'b1; z = 1'b1;
     #30 w = 1'b1;
     #20 w = 1'b0;
     #190 $finish;
  end
initial $monitor($realtime,,"ns %h %h %h %h %h %h ",w,x,y,z,f);
endmodule
```