

Advisor: Lih-Yih Chiou

Lecturer: David

Date: 2024/2/2







Outline

- Tool Introduction
- Tool Installation
- Basic Simulation Flow
- Debugging using Modelsim






Tool Introduction

- ModelSim is a verification and simulation tool for VHDL, Verilog, SystemVerilog, and mixed-language designs.
- Feature:
 - Check HDL code for syntax error
 - Simulate and dump waveform



Tool Installation (1/7)

- ModelSim Edition 10.5b: Download Link
- ☐ Individual Files > Download ModelSimSetup...







Tool Installation (2/7)

Click .exe file to installation








Tool Installation (3/7)


Next





Tool Installation (4/7)


Select ModelSim - Intel FPGA Starter Edition





Tool Installation (5/7)

□ I accept the agreement > Next








Tool Installation (6/7)

Continue clicking "Next" until reach the end of installation.








Tool Installation (7/7)

Search and open ModelSim.







Outline


- Tool Introduction
- Tool Installation
- Basic Simulation Flow
- Debugging using Modelsim





Basic Simulation Flow (1/8)


Step for simulating a design in ModelSim.






Basic Simulation Flow (2/8)

Create New project: File > New > Project...



Basic Simulation Flow (3/8)

Add items to the project.




No part of this confidential report may be reproduced in any form without written permission from Prof. Lih-Yih Chiou NCKU LPHP Lab, Taiwan



Basic Simulation Flow (4/8)

Compile the Design

2. Click "Compile All" to compile all Verilog file.




No part of this confidential report may be reproduced in any form without written permission from Prof. Lih-Yih Chiou NCKU LPHP Lab, Taiwan




Basic Simulation Flow (5/8)

You can directly revise the file using your preferred editor and recompile all files until all designs have no syntax errors.





Basic Simulation Flow (6/8)



1. Click Library




3 compiles, 1 failed with 1 error.
Compile of test2.v was successful.
Compile of test_tb.v was successful.
Compile of test1.v was successful.
3 compiles, 0 failed with no errors.

ModelSim>

Basic Simulation Flow (7/8) - option


If there are some "ifdef" identifier in your testbench, you need to define that before run the simulation.
ifdef I1





Basic Simulation Flow (8/8)


Run simulation





Appendix: Open Exist Project

If accidentally close the ModelSim project, there's no need to recreate a new project.






Outline

- Tool Introduction
- Tool Installation
- Basic Simulation Flow
- Debugging using Modelsim



Debugging (1/3)


Add waveforms for debugging.






Debugging (2/3)

Adjust the waveform as needed




Debugging (3/3)

Memory list



3. Choose the memory you want to visualize





Thanks for your attention!!

