

High photocurrent polycrystalline thinfilm CdS/CulnSe2 solar cella

R. A. Mickelsen and Wen S. Chen

Citation: Applied Physics Letters 36, 371 (1980); doi: 10.1063/1.91491

View online: http://dx.doi.org/10.1063/1.91491

View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/36/5?ver=pdfcov

Published by the AIP Publishing

Articles you may be interested in

Photoreflectance characteristics of chemical-bath-deposited-CdS layer in Cu(In,Ga)Se2 thin-film solar cells J. Vac. Sci. Technol. A 30, 04D116 (2012); 10.1116/1.4728980

ZnO/CdS/CuInSe2 thinfilm solar cells with improved performance

Appl. Phys. Lett. 62, 597 (1993); 10.1063/1.108867

Defect levels in CdS/CuInSe2 thinfilm solar cells

J. Appl. Phys. 63, 1203 (1988); 10.1063/1.339981

Polycrystalline thinfilm Cu2-x Se/CdS solar cell

Appl. Phys. Lett. 46, 1095 (1985); 10.1063/1.95773

Thinfilm CulnSe2/CdS heterojunction solar cells

Appl. Phys. Lett. 29, 268 (1976); 10.1063/1.89041

Confidently measure down to 0.01 fA and up to 10 $P\Omega$ Keysight B2980A Series Picoammeters/Electrometers





creases in magnetoresistance at fields predicted theoretically, including the somewhat complex yet interesting feature related to the subband dimensionality in the superlattice. Unlike the transition reported previously where semiconducting or semimetallic behaviors are obtained in different samples with different thicknesses, 5 the present one is achieved within the same sample by the use of a magnetic field as the controlling parameter.

We are grateful to R. Ludeke for providing some of the superlattice samples, and to L. Osterling for his technical assistance. This work was supported in part by the Army Research Office.

¹G.A. Sai-Halasz, R. Tsu, and L. Esaki, Appl. Phys. Lett. 30, 651 (1977).

²H. Sakaki, L.L. Chang, R. Ludeke, C.-A. Chang, G.A. Sai-Halasz, and L. Esaki, Appl. Phys. Lett. 32, 211 (1977).

³G.A. Sai-Halasz, L.L. Chang, J.-M. Welter, C.-A. Chang, and L. Esaki, Solid State Commun. 27, 935 (1978).

⁴G.A. Sai-Halasz, L. Esaki, and W.A. Harrison, Phys. Rev. B 13, 2812 (1978).

⁵L.L. Chang, N.J. Kawai, G.A. Sai-Halasz, R. Ludeke, and L. Easki, Appl. Phys. Lett. **35**, 939 (1979).

⁶See, for example, C. Kittel, *Quantum Theory of Solids*, (Wiley, New York, 1963), p. 220.

⁷N.B. Brandt and E.A. Svistova, J. Low Temp. Phys. 2, 1 (1970). ⁸C.R. Pidgeon, D.L. Mitchell, and R.N. Brown, Phys. Rev. 154, 737 (1967).

High photocurrent polycrystalline thin-film CdS/CuInSe₂ solar cell a)

R.A. Mickelsen and Wen S. Chen Boeing Aerospace Company, Seattle, Washington 98124

(Received 2 October 1979; accepted for publication 19 November 1979)


A polycrystalline thin-film CdS/CuInSe₂ heterojunction solar cell with an efficiency of 5.7% has been prepared using a simultaneous elemental evaporation technique to deposit the CuInSe₂ film. The cell-s short(-circuit current of 31 mA/cm² under 100 mW/cm² is the highest ever reported for a 1-cm² cell. Heat treatments have been found to improve cell efficiency and to also change the cell *I-V* and *C-V* characteristics.

PACS numbers: 84.60.Jt, 72.40. + w

The heterojunction solar cell consisting of p-CuInSe $_2$ and n-CdS has been of special interest due to its demonstrated high photovoltaic conversion efficiency. A single-crystal device with an efficiency of 12% has been reported by Shay et al. A completely vacuum deposited thin-film polycrystalline cell of this composition with characteristics of $J_{\rm sc}=25.1~{\rm mA/cm^2},~V_{\rm oc}=0.487~{\rm V},~{\rm and}$ efficiency $\eta=6.6\%$ has been demonstrated by Kazmerski et al. In this letter, we report a thin-film CuInSe $_2$ /CdS cell, which was produced by a simultaneous elemental evaporation process, exhibiting an extremely high photocurrent of 31 mA/cm 2 with an efficiency of 5.7% under simulated 100 mW/cm 2 solar illumination.

Our cell is entirely prepared by vacuum evaporation and rf sputtering deposition techniques. A glazed alumina substrate is metallized with sputtered Mo $(0.35 \,\mu\text{m})$ and Au $(0.06-0.1 \,\mu\text{m})$ to serve as cell Ohmic base contact. The p-CuInSe₂ film is then deposited onto the heated metallized substrate using a simultaneous elemental evaporation process with the apparatus shown in Fig. 1. Passing the copper and indium vapor streams through a heated $(1300-1400 \,^{\circ}\text{C})$ tantalum foil baffle box, leads to a mixing of the two vapors, thereby producing films of uniform composition over rea-

sonably large substrate areas. Individual elemental evaporation rates are controlled by corresponding quartz microbalances. By appropriately adjusting the individual rates, ptype single-phase chalcopyrite structure CuInSe₂ films can be deposited. High substrate temperatures (> 450 °C) are required to form polycrystalline grain sizes of approximately 1



a)Work supported by Department of Energy and monitored by SERI under Contract No. EG-77-C-03-1458.

FIG. 1. Schematic drawing of elemental deposition apparatus for CuInSe₂ films.




FIG. 2. Light and dark characteristics for the 1-cm² CdS/CuInSe₂ heterojunction cell. Source: $100 \,\mathrm{mW/cm^2}$, $V_{oc} = 0.34 \,\mathrm{V}$, $I_{sc} = 31 \,\mathrm{mA}$, FF = 0.54, and $\eta = 5.7\%$.

 μ m of the CuInSe₂ compound from the three impinging elemental species. In order to avoid creating a non-Ohmic contact by an interreaction between the selenide and gold films at the high substrate temperature, the selenide film is deposited in two steps. The first layer $(1-1.5 \mu m)$ is deposited at a substrate temperature of 350 °C. This layer has low resistivity ($\sim 500 \Omega$ cm) and small grain size ($< 1 \mu$ m). The second selenide layer is deposited at a temperature of 450 °C, which gives resistivity of approximately 1000 Ω cm and grain size of approximately 1 μ m in diameter. Following the two-step selenide deposition, the substrate temperature is lowered to 150 °C for the in situ deposition of the 2-4- μ m-thick CdS film. The CdS is evaporated from a quartz wool baffled source, and the last half $(1-2 \mu m)$ is coevaporated with In $(\sim 1.5\%)$ to achieve the low-resistivity material needed for low series resistance solar cell devices. Finally, a top grid




FIG. 3. Heat Treatment effects on the light characteristic of the 1-cm² cell. (1) Initial cell, $\eta = 3.4\%$. (2) After 5-min 100 °C, $\eta = 4.8\%$. (3) After additional 5-min 90 °C, $\eta = 5.70\%$, FF = 0.54, for 100-mW/cm² source.

contact is formed by vacuum depositing aluminum (1 μ m) through a metal stencil mask. Cell area, as defined by the area of the CdS film, is 1 cm² and the Al grid is approximately 95% transparent.

The light and dark *I-V* curves for the polycrystalline thin-film cell after short-duration vacuum heat treatment are shown in Fig. 2. The light characteristics were obtained under 100 mW/cm² illumination from a tungsten-halogen source (GE type ELH lamp) calibrated with a NASA standard silicon cell. Values for the light characteristics of this cell, which did not have any antireflection coating, are: $J_{\rm sc}=31~{\rm mA/cm^2},~V_{\rm oc}=0.34~{\rm V};~FF=0.54;$ and efficiency $\eta=5.7\%$. This light response was found consistent with results obtained by testing in sunlight on a clear day with an intensity of 90 mW/cm². The cell has a series resistance of 1 Ω and a shunt resitance of 430 Ω .

The 1-cm² device had an initial (before a short vacuum heat treatment) efficiency of 3.4% as shown in the detailed light characteristics (Fig. 3). After a 5-min 100 °C heat treatment in a $\sim 10^{-2}$ Torr vacuum environment, the efficiency increased to 4.8%. An efficiency of 5.7% was then achieved after an additional 90 °C 5-min treatment. The low temperature annealing dramatically increased the short-circuit current and the fill factor although a small increase in opencircuit voltage was also noted. The final short-circuit current achieved, i.e., 31 mA/cm², was comparable to the value of the single cell reported by Shay *et al.*, whereas the opencircuit voltage of 0.34 V was considerably smaller.

The dependence of the dark current on voltage of the cell is shown in Fig. 4 before and after the heat treatment. The forward current, which was not appreciably affected by the heat treatment, varies as $\exp(qV/AkT)$ where A=2, in-




FIG. 4. Dependence of the dark current on voltage of the 1-cm² cell before and after heat treatment.




FIG. 5. Dark capacitance $(1/C^2)$ -voltage characteritics of the 1-cm² cell before and after heat treatment. Frequency = 1 MHz.

dicating the apparent domination of the generation-recombination process for these thin-film diodes. As shown, the reverse current was greatly reduced by the mild heat treatment.

Results of C-V measurements before and after heat treatment are shown in Fig. 5 as plots of $1/C^2$ versus the bias voltage. Since the resistivity of the CuInSe₂ ($\sim 1000\,\Omega$ cm) is much higher than the CdS ($\sim 20\,\Omega$ cm) near the junction, most of the depletion region can be considered to be on the CuInSe₂ side. Further away from the junction, the net acceptor concentration in the CuInSe₂ is 3×10^{15} cm⁻³ and is not affected by the heat treatment. This is the low deposition temperature (350 °C) CuInSe₂ layer. Toward the junction,

i.e., within the high deposition temperature layer, two concentration levels are observed. Both levels change with the brief low-temperature heat treatment. The greatest change occurs near the junction where the acceptor concentration decreases from an initial value of 1.2×10^{15} cm⁻³ to $\sim5.4\times10^{14}$ cm⁻³ with heat treatment.

The specific reason for the marked improvement in cell efficiency and noticeable change in acceptor concentration near the junction following a short-period low-temperature vacuum heat treatment is yet unknown. Since the CdS deposition was performed at a higher temperature (150 °C) and for a longer duration of time (~15 min) than that used in the heat treatment, any interdiffusion between CdS/CuInSe₂ should have previously occurred during the device fabrication. Furthermore, the differences cannot reasonably be attributed to a change in the stoichiometry of the selenide film during the heat treatment, as proposed in the Cu₂S/CdS cell, because the selenide film is well protected by the CdS film. A possible explanation is that the heat treatment anneals out acceptor states (stress-induced defect states) near the junction created during high temperature deposition.

In conclusion, a polycrystalline thin-film CdS/CuInSe₂ heterojunction cell has been prepared with an efficiency of 5.7% by using simultaneous elemental evaporation techniques to deposit the CuInSe₂ film. The short-circuit current 31 mA/cm² under 100 mW/cm² is the highest ever reported for a 1-cm² cell. The high short-circuit current is due to a combination of the Fermi position and band bending in the high-resistivity CuInSe₂ which would also reduce, as observed, the open-circuit voltage (0.34 V).

The authors would like to thank Dr. B. Selikson for stimulating discussions and G. Wolff and G. Henderson for their expert technical assistance.

¹J.L. Shay, S. Wagner, and H.M. Kasper, Appl. Phys. Lett. **27**, 89 (1975). ²L.L. Kazmerski, P.J. Ireland, F.R. White, and R.B. Copper, 13th IEEE Photovoltaic Specialists Conf. Record (IEEE, Princeton, 1978), p. 184.

New rectifying semiconductor structure by molecular beam epitaxy

C. L. Allyn, A. C. Gossard, and W. Wiegmann Bell Laboratories, Murray Hill, New Jersey 07974

(Received 8 October 1979; accepted for publication 21 December 1979)

A new unipolar rectifying semiconductor structure is demonstrated. Rectification is produced by an asymmetric potential barrier created by an MBE-grown sawtooth-shaped composition wave of $Al_xGa_{1-x}As$ between layers of *n*-type GaAs. Single and multiple barriers as well as doped and undoped barriers were studied and showed rectification. This is the first structure in which rectification has been produced directly by compositional grading.

PACS numbers: 81.10.Fq, 81.20.Cs

Semiconductor diodes generally achieve rectification by means of asymmetric potential barriers created by carrier-depleted charge distributions (*p-n* junctions) or by elec-

tron affinity discontinuities at interfaces (Schottky barriers). The shape of these barriers cannot be controlled independently of charge carrier distributions, and cascading of series