

# Term 7- Sept 2024

# Nanoelectronics and Technology (01.119/99.503)


Week 1 Day 2 (19-Sept 2024)

#### Outline

- Review of P and N type semiconductors
- Review of P-N junction, Metal-semiconductor (Schottky/Ohmic) junction
- Review of MOS Capacitors
- Review of MOSFETs
- CMOS Inverter circuit
- CMOS scaling



#### **Review of Semiconductors**




#### Silicon Material

information and properties.

Silicon: basic

**Atomic Weight** 28.09 Crystal structure Diamond Lattice constant (Angstrom) 5.43095 Density: atoms/cm<sup>3</sup> 4.995E+22 Energy gap (eV) at 300K 1.12

Melting point (C) 1415






### **Doped Silicon**

Ion Implantation and diffusion process (these topics will be studied in detail later)

Intrinsic (Undoped)

Extrinsic (Doped)







Boron (B), Indium (In), Gallium (Ga)

Phosphorus (P), Arsenic (As), Antimony (Sb)


### P-N Junction (Diode)

A p-n junction diode is a basic semiconductor device that controls the flow of electric current in a circuit. It has a positive (p) side and a negative (n) side created by adding impurities to each side of a silicon semiconductor.







The built-in potential of a P-N junction is the potential difference that develops at the intersection of its p-type semiconductor material and n-type semiconductor material. This built-in potential develops in the depletion region.








The built-in potential of a P-N junction is the potential difference that develops at the intersection of its p-type semiconductor material and n-type semiconductor material. This built-in potential develops in the depletion region.






$$\phi_{Fn} = \frac{-kT}{e} \ln \left( \frac{N_d}{n_i} \right)$$

$$\phi_{Fp} = +\frac{kT}{e} \ln \left( \frac{N_a}{n_i} \right)$$

$$V_{bi} = \frac{kT}{e} \ln \left( \frac{N_a N_d}{n_i^2} \right)$$



$$W_{\text{dep}} = \sqrt{\frac{2\varepsilon_s \phi_{\text{bi}}}{q} \left(\frac{1}{N_{\text{a}}} + \frac{1}{N_{\text{d}}}\right)}$$



$$W_{\text{dep}} = \sqrt{\frac{2\varepsilon_s \phi_{\text{bi}}}{q} \left(\frac{1}{N_a} + \frac{1}{N_d}\right)}$$

If  $N_a >> N_d$ , as in a P<sup>+</sup>N junction,

$$W_{\rm dep} \approx \sqrt{\frac{2\varepsilon_s \phi_{\rm bi}}{qN_{\rm d}}} \approx |x_{\rm N}|$$

If  $N_{\rm d} >> N_{\rm a}$ , as in an N<sup>+</sup>P junction,





$$W_{\rm dep} \approx \sqrt{\frac{2\varepsilon_s \phi_{\rm bi}}{qN_{\rm a}}} \approx |x_{\rm P}|$$

#### P-N Junction (Diode)-Forward Bias

When positive terminal of the source is connected to the P side and the negative terminal is connected to N side then the junction diode is said to be connected in forward bias condition.

#### FORWARD BIAS PN JUNCTION







- Injection of holes into the n region means these holes are minority carriers there.
- Injection of electrons into the p-region means these electrons are minority carriers there.
- The behavior of these minority carriers is described by the ambipolar transport equations.



# P-N Junction (Diode)-Forward Bias

When positive terminal of the source is connected to the P side and the negative terminal is connected to N side then the junction diode is said to be connected in forward bias condition.






- Injection of holes into the n region means these holes are minority carriers there.
- Injection of electrons into the p-region means these electrons are minority carriers there.
- The behavior of these minority carriers is described by the ambipolar transport equations.

$$J = J_s \left[ \exp\left(\frac{eV_a}{kT}\right) - 1 \right]$$






- Positive terminal attracts the electrons away from the junction in N side and negative terminal attracts the holes away from the junction in P side.
- As a result of it, the width of the potential barrier increases that impedes the flow of majority carriers in N side and P side.


https://www.physics-and-radio-electronics.com/electronic-devices-and-circuits/semiconductor-diodes/reversebiaseddiode.html



#### **BAND diagram of REVERSE BIAS PN JUNCTION**







#### Breakdown occurs by two mechanisms.

#### Avalanche Breakdown

Energetic carriers ionize host atoms and there is carrier multiplication leading to breakdown.


#### Zener Breakdown

Electrons from p-region can tunnel to the conduction band in the n-region causing breakdown.



#### Avalanche Breakdown: in high electric field


- Electrons or holes traveling inside the SCR attain high velocity when reverse bias is high and collide with atoms dislodging an electron from the atom and causing an electronhole pair to form, the process continues.
- This is known as Avalanche multiplication, resulting in a large reverse bias current leading to breakdown





#### Zener Breakdown: Heavily doped junction


- the valence band edge of p-region will be at a higher potential than the conduction band edge of the n-region.
   Due to heavy doping depletion layer will be thin.
- Breakdown occurs due to electron tunneling between the valence band of the p-region and conduction band of the n-region. A large reverse current flows. This is known as Zener Breakdown.







# Schottky Diode-Metal-Semiconductor Junction

- The Schottky diode is a semiconductor diode formed by the junction of a semiconductor with a metal.
- It has a low forward voltage drop and a very fast switching action.
- The most common contact metal used for Schottky diode construction is "Silicide" which is a highly conductive silicon and metal compound.




#### Schottky Diode IV-Characteristics







# Schottky Diode-Metal-Semiconductor Junction



Metal N-type Silicon

N-type Silicon

Metal N-type Silicon

CB

E<sub>F</sub>

E<sub>V</sub>

VB


**Forward Bias** 

Junction


TECHNOLOGY AND DESIGN

https://www.electronics-tutorials.ws/diode/schottky-diode.html

# Schottky Diode-Metal-Semiconductor Junction



**Equilibrium condition** 




**Reverse Bias** 




https://www.electronics-tutorials.ws/diode/schottky-diode.html

# Schottky contact and Ohmic Contact

- A Schottky junction is formed when the semiconductor has a lower work function than the metal.
   When the semiconductor has a higher work function the junction formed is called the Ohmic junction.
- Ohmic junction behaves as a resistor conducting in both forward and reverse bias. The resistivity is determined by the bulk resistivity of the semiconductor.






**Schottky contact** 

**Ohmic Contact** 



#### **MOS Capacitors**


- ➤ MOS: Metal-oxide-semiconductor
  - Gate: metal (or polysilicon)
  - Oxide: silicon dioxide, grown on substrate
- MOS capacitor: two-terminal MOS structure





#### **MOS Capacitors**

#### **MOS Energy Band Diagram**




- Work function ( $q\Phi_M$ ,  $q\Phi_S$ ): energy required to take electron from Fermi level to free space
- Work function difference between AI and Si = 0.8V




### MOS Capacitors- Energy band diagram

- Bands must bend for Fermi levels to line up
- ► Amount of bending is equal to work function difference:  $q\Phi_M$   $q\Phi_S$
- Fermi levels equalized by transfer of -ve charge from materials with higher E<sub>F</sub> (smaller work functions) across interfaces to materials with lower E<sub>F</sub>
- Part of voltage drop occurs across oxide, rest occurs next to O-S interface






- Assume p-type substrate
- Three regions of operation
  - ➤ Accumulation (V<sub>G</sub> < 0)
  - ➤ Depletion (V<sub>G</sub> > 0 but small)
  - ➤ Inversion (V<sub>G</sub> >> 0)






#### **Accumulation**

- Negative voltage on gate: attracts holes in substrate towards oxide
- Holes "accumulate" on Si surface (surface is more strongly p-type)
- Electrons pushed deeper into substrate








#### **Depletion**


- Positive voltage on gate: repels holes in substrate
  - Holes leave behind negatively charged acceptor ions
- Depletion region forms: devoid of carriers
  - Electric field directed from gate to substrate
- Bands bend downwards near surface
  - Surface becomes <u>less</u> strongly p-type (E<sub>F</sub> close to E<sub>i</sub>)





#### Inversion


- $V_{\rm t} = V_{\rm fb} + 2\phi_{\rm B} + \frac{\sqrt{qN_{\rm a}2\varepsilon_{\rm s}2\phi_{\rm B}}}{C_{\rm ox}}$
- Increase voltage on gate, bands bend more
- Additional minority carriers (electrons) attracted from substrate to surface
  - > Forms "inversion layer" of electrons
- Surface becomes n-type





# MOS Capacitors- C-V Characteristics

#### C-V Characteristics




$$C_{\text{dep}} = \frac{\varepsilon_{\text{s}}}{W_{\text{dep}}}$$

$$\frac{1}{C} = \frac{1}{C_{\text{ox}}} + \frac{1}{C_{\text{dep}}}$$



# MOS Capacitors- C-V Characteristics


#### C-V Characteristics




$$C_{\text{dep}} = \frac{\varepsilon_{\text{s}}}{W_{\text{dep}}}$$

$$\frac{1}{C} = \frac{1}{C_{\text{ox}}} + \frac{1}{C_{\text{dep}}}$$






### MOS Capacitors- C-V Characteristics




#### C-V Characteristics




$$C_{\text{dep}} = \frac{\varepsilon_{\text{s}}}{W_{\text{dep}}}$$


$$\frac{1}{C} = \frac{1}{C_{\text{ox}}} + \frac{1}{C_{\text{dep}}}$$






n-channel MOS Transistor






p-channel MOS Transistor






#### **MOS Transistor**


- Add "source" and "drain" terminals to MOS capacitor
- > Transistor types
  - ➤ NMOS: p-type substrate, n+ source/drain
  - ➤ PMOS: n-type substrate, p+ source/drain



#### n-channel MOS Transistor





p-channel MOS Transistor







#### What is a Transistor?













p-channel MOS Transistor








 $\beta = \mu C_{ox} \frac{W}{L}$ 


n-channel MOS Transistor



 $I_{ds} = \begin{cases} 0 & V_{gs} < V_{t} & \text{cutoff} \\ \beta \left(V_{gs} - V_{t} - \frac{V_{ds}}{2}\right) V_{ds} & V_{ds} < V_{dsat} & \text{linear} \\ \frac{\beta}{2} \left(V_{gs} - V_{t}\right)^{2} & V_{ds} > V_{dsat} & \text{saturation} \end{cases}$ 




#### Review of MOSFETs: DC load line of n-MOSFET







#### Review of MOSFETs: DC load line of n-MOSFET




I<sub>D</sub>-V<sub>DS</sub> curves for various V<sub>GS</sub>:




#### p-MOSFET









# **CMOS** circuit








#### CMOS circuit







### **CMOS circuit: Noise Margin**

- Noise margin is the ratio by which the signal exceeds the minimum acceptable amount.
- It explains up to what extent IC allows noise in the transmission of logic '0' and logic '1'.
- Logic '0' and '1' represent the range of input values
- Hence, for error free digital signal transmission noise margin is required



#### **CMOS circuit: Noise Margin**

- Noise margin is the ratio by which the signal exceeds the minimum acceptable amount.
- It explains up to what extent IC allows noise in the transmission of logic '0' and logic '1'.
- Logic '0' and '1' represent the range of input values
- Hence, for error free digital signal transmission noise margin is required

