



EGCI330: Microprocessor and Interfacing

Analog Signal Handler in AVR328P





Outline

- Timer/Counter Concept
- AVR 328P Timer/Counter Interfaces
- AVR 328P Timer/Counter Registers
 - Prescaler
 - Timer0,2
 - o Timer1
 - Counter



Analog Vs. Digital Signal

Analog Signal


Analog output is typical of most transducers and sensors. In order to use the power of digital electronics with the real world, one must convert from analog to digital and vice versa.


Digital Signal

A digital signal is a signal that represents data as a sequence of discrete values.

Simple digital signals represent information in

Simple digital signals represent information in discrete bands of analog levels which in most digital circuits, the signal can have two possible valid values.









Analog Vs. Digital Signal


Examples of A/D Applications

- Microphones take your voice varying pressure waves in the air and convert them into varying electrical signals
- Thermocouple temperature measuring device converts thermal energy to electric energy
- Digital Multimeters









proportionality


analog to digital

digital to analog



Relationship Between Analog and Digital Values

An ideal A/D converts an analog voltage to a linearly proportional digital representation.



The A/D has two sides: analog and digital


Analog	Digital
V_{\min}	0000
:	1
V_{max}	1111

- If input voltage > Vmax the digital output is 1..111.
- Similarly if input < Vmin the digital output is 0..000.



Relationship Between Analog and Digital Values


Let the A/D converter has n-bit digital output and let **A** be Analog Value and **D** be the equivalent Digital Number.




Then,

Analog	Digital
Vmin	0000
A	D
Vmax	1111

$$D = \frac{A - V_{\min}}{V_{\max} - V_{\min}} (2^n - 1)$$





$$\frac{3-0}{3-0}$$
 (24-1)



Definitions:

- Offset: minimum analog value Vmin
- Span (or Range): is the difference between maximum and minimum analog values Vmax Vmin
- Step Size (or Resolution, Q): smallest analog change resulting from changing one bit in the digital number, or the analog difference between two consecutive digital numbers:

$$Q = \frac{V_{\text{max}} - V_{\text{min}}}{2^n - 1}$$



Example

Given an 4-bit A/D converter having an analog input that ranges from 0V to 7.5V. What is the resolution of this A/D converter?

$$Q = \frac{V_{\text{max}} - V_{\text{min}}}{2^n - 1} = \frac{7.5 - 0}{2^4 - 1} = 0.5V$$




Digital to Analog Convertor (DAC)

In an electronic circuit, a combination of high voltage (+5V) and low voltage (0V) is usually used to represent a binary number. For example, a binary number 1010 is

represented by

	MSIS			LSE
Weighting	2 ³	2 ²	2 ¹	20
Binary Digit	1	0	1	0
State	+5V	OV	+5V	OV
	,		+3.9V	



DAC are electronic circuits that convert digital, (usually binary) signals (for example, 1000100) to analog electrical quantities (usually voltage) directly related to the digitally encoded input number.






Digital to Analog Convertor (DAC)

Step size =
$$\frac{V_{REF}}{Num \text{ of steps}}$$


$$V_{OUT} = num \times step size$$







Connecting a DAC to the microcontroller



$$I_{0} = \frac{V}{8R}$$

$$I_{1} = \frac{V}{4R}$$

$$I_{2} = \frac{V}{2R}$$

$$I_{3} = \frac{V}{R}$$

$$V_{out} = I_{f}R_{f}$$

$$V_{out} = I_{f$$

Floyd, Thomas L. Digital Fundamentals, 10/e. Pearson Education India, 2010.


Floyd, Thomas L. Digital Fundamentals, 10/e. Pearson Education India, 2010.





Generating a saw-tooth wave using DAC


```
#include <avr/io.h>
int main (void)
{
    unsigned char i = 0; //define a counter
    DDRD = 0xFF; //make Port D an output
    while (1) //do forever
    {
        PORTD = i;//copy i into PORTD to be converted
        i++;//increment the counter
    }
}
```







Analog to Digital Convertor (ADC)

Converts analog signals into binary words











Analog to Digital Convertor (ADC)

Converts analog signals into binary words



Op amp as comparator


- $V_{out} = 0 \text{ if } V_+ < V_-$




Voltage divider

$$V_{out} = \frac{R_2}{R_1 + R_2} V_{in}$$

$$\frac{2 \Omega}{3 \Omega} \times 5 = 2$$






Floyd, Thomas L. Digital Fundamentals, 10/e. Pearson Education India, 2010.





ADC in AVR328P










ADC in AVR328P







	D7							D0
RE	FS1	REFS0	ADLAR	-	MUX3	MUX2	MUX1	MUX0

- MUX0-MUX3: input select
- ADLAR:
 - o 0: right adjust the result
 - o 1: left adjust the result
- REFS1-REFS0: Vref selection






- MUX0-MUX3: input select
- ADLAR:
 - o 0: right adjust the result
 - 1: left adjust the result
- REFS1-REFS0: Vref selection








- MUX0-MUX1: input select
- ADLAR:
 - 0: right adjust the result
 - 1: left adjust the result
- REFS1-REFS0: Vref select





D7							D0
REFS1	REFS0	ADLAR	-	MUX3	MUX2	MUX1	MUX0

- MUX0-MUX1: input select
- ADLAR:
 - o 0: right adjust the result
 - o 1: left adjust the result
- REFS1-REFS0: V-ref selection







ADCSA Register

ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0

ADEN-Bit7 ADC Enable

This bit enables or disables the ADC. Writing this bit to one will enable and writing this bit to zero will disable the ADC even while a conversion is in progress.

ADSC-Bit6 ADC Start Conversion

To start each coversion you have to write this bit to one.

ADATE- Bit5 ADC Auto Trigger Enable

Auto Triggering of the ADC is enabled when you write this bit to one.

ADIF-Bit4 ADC Interrupt Flag

This bit is set when an ADC conversion completes and the Data Registers are updated

ADIE- Bit3 ADC Interrupt Enable

Writing this bit to one enables the ADC Conversion Complete Interrupt.

ADPS2:0- Bit2:0 ADC Prescaler Select Bits

These bits determine the division factor between the XTAL frequency and the input clock to the ADC.



ADC Prescaler

- PreScaler Bits let us change the clock frequency of ADC
- The frequency of ADC should not be more than 200 KHz
- Conversion time is longer in the first conversion




Table 13-3: V _{ref} source selection table								
Condition	Sample and Hold Time (Cycles)	Conversion Time (Cycles)						
First Conversion	14.5	25						
Normal Conversion, Single ended	1.5	13						
Normal Conversion, Differential	2	13.5						
Auto trigger conversion	1.5 / 2.5	13/14						



Steps in programming ADC


- 1. Make the pin for the selected ADC channel an input pin.
- 2. Turn on the ADC module
- Select the conversion speed (prescalling)
- 4. Select voltage reference and ADC input channels.
- 5. Activate the start conversion bit by <u>writing a one</u> to the ADSC bit of ADCSRA.
- 6. Wait for the conversion to be completed by <u>polling</u> the ADIF bit in the ADCSRA register.
- 7. After the ADIF bit has gone HIGH, read the ADCL and ADCH registers to get the digital data output.




Steps in programming ADC

- 8. If you want to read the selected channel again, go back to step 5.
- 9. If you want to select another Vref source or input channel, go back to step 4.


Examples




LM35 temperature sensor



https://www.ti.com/lit/ds/symlink/lm35.pdf





Exercise 12

- Modify the LM35 example to use interrupt instead of polling
- Expected output is the same as the slides 34-35, but do not use polling in the code.



Steps in programming ADC

This program gets data from channel 0 (ADC0) of ;ADC and displays the result on Port B and Port D.


```
#include <avr/io.h>
#define F_CPU 16000000UL
#include <util/delay.h>
int main (void)
{
    DDRB = 0xFF; //make Port B an output
    DDRD = 0xFF; //make Port D an output

ADCSRA= 0x87; //make ADC enable and select ck/128
    ADMUX= 0xC8; //1.1V Vref, temp. sensor, right-justified

while(1)
{
    ADCSRA |= (1<<ADSC); //start conversion
    while((ADCSRA&(1<<ADIF))==0); //wait for conversion to finish
    ADCSRA |= (1<<ADIF);
    PORTD = ADCL; //give the low byte to PORTD
    PORTB = ADCH; //give the high byte to PORTB
    _delay_ms(100);
}
</pre>
```













The analog comparator compares the input values on the <u>positive pin AIN0</u> and <u>negative pin AIN1</u>.


When the voltage on the positive pin AIN0 is <u>higher than</u> the voltage on the negative pin AIN1, the analog comparator output, ACO, is set


















The comparator's output can be <u>set</u> to trigger the Timer/Counter1 input <u>capture function</u>.

In addition, the comparator can trigger a separate interrupt, exclusive to the analog comparator. The <u>user can select interrupt</u> triggering on comparator output <u>rise, fall, or toggle."</u>





ACSR - Analog Comparator Control and Status Register

Bit	7	6	5	4	3	2	1	0	
0x30 (0x50)	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	ACSR
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	1
Initial Value	0	0	N/A	0	0	0	0	0	

- ACD Analog Comparator Disable: when this bit is set by writing 1, the analog comparator is switched off.
- ACBG Analog Comparator Bandgap Select: When this bit is set, a fixed bandgap reference voltage replaces the positive input to the analog comparator. When this bit is cleared, AIN0 is applied to the positive input of the analog comparator.
- ACO Analog Comparator Output: The output of the analog comparator is synchronized and then directly connected to ACO. The synchronization introduces a delay of 1 - 2 clock cycles.





ACSR – Analog Comparator Control and Status Register

Bit	7	6	5	4	3	2	1	0	
0x30 (0x50)	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	ACSR
Read/Write	R/W	R/W	R	R/W	R/W	R/W	RW	R/W	
Initial Value	0	0	N/A	0	0	0	0	0	

- ACI Analog Comparator Interrupt Flag: This bit is set by hardware when a comparator output event triggers the interrupt mode defined by ACIS1 and ACIS0. The analog comparator interrupt routine is executed if the ACIE bit is set and the I-bit in SREG is set. ACI is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ACI is cleared by writing a logic one to the flag.
- ACIE Analog Comparator Interrupt Enable: When the ACIE bit is written logic one
 and the I-bit in the status register is set, the analog comparator interrupt is activated.
 When written logic zero, the interrupt is disabled.
- ACIC Analog Comparator Input Capture Enable: When written logic one, this bit enables the input capture function in Timer/Counter1 to be triggered by the analog comparator.





ACSR - Analog Comparator Control and Status Register

Bit	7	6	5	4	3	2	- 4	0	_
0x30 (0x50)	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	ACSR
Read/Write	R/W	R/W	R	R/W	R/W	R/W	RW	RW	
Initial Value	0	0	N/A	0	0	0	0	0	

Table 22-2. ACIS1/ACIS0 Settings

ACIS1	ACIS0	Interrupt Mode	
0	0	Comparator interrupt on output toggle.	
0	1	Reserved	
1	0	Comparator interrupt on falling output edge.	
1	1	Comparator interrupt on rising output edge.	





ADCSRB - ADC Control and Status Register B

Bit	7	6	5	4	3	2	1	0	_
(0x7B)	-	ACME		-	-	ADTS2	ADTS1	ADTS0	ADCSRB
Read/Write	R	R/W	R	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

ACME - Analog Comparator Multiplexer Enable:
 When this bit is written logic one and the ADC is switched off (ADEN in ADCSRA is zero), the <u>ADC multiplexer selects the negative input to the Analog Comparator</u>. When this bit is written logic zero, AIN1 is applied to the negative input of the Analog Comparator.

ACME	ADEN	MUX20	Analog Comparator Negative Input
0	x	XXX	AIN1
1	1	xxx	AIN1
1	0	000	ADC0
1	0	001	ADC1
1	0	010	ADC2
1	0	011	ADC3
1	0	100	ADC4
1	0	101	ADC5
1	0	110	ADC6
1	0	111	ADC7





Conclusion

