
Fundamentals of Computer Systems Sequential Logic

Harris and Harris Chapter 3.1-3.3,3.5

Bistable Elements






Equivalent circuits; right is more traditional.


Two stable states:









R	S	Q	Q	
0	0			
0	1			
1	0			
1	1			




R	S	Q	Q	
0	0			
0	1	1	0	Set (<i>Q</i> = 1)
1	0			
1	1			



R	S	Q	Q	
0	0			
0	1	1	0	Set (<i>Q</i> = 1)
1	0	0	1	Reset ($Q = 0$)
1	1			




R	S	Q	\overline{Q}	
0	0	Q	Q	Hold previous value
0	1	1	0	Set (<i>Q</i> = 1)
1	0	0	1	Reset (<i>Q</i> = 0)
1	1			




R	S	Q	\overline{Q}	
0	0	Q	Q	Hold previous value
0	1	1	0	Set (<i>Q</i> = 1)
1	0	0	1	Reset ($Q = 0$)
1	1	0	0	Bad. Do not use.

\overline{RS} Latch



R	Ī	Q	\overline{Q}	
0	0	1	1	Bad. Do not use.
0	1	0	1	Reset (<i>Q</i> = 0)
1	0	1	0	Set (<i>Q</i> = 1)
1	1	Q	\overline{Q}	Hold previous value

D Latch




С	D	Q	Q
0	Χ	Q	Q
1	0	0	1
1	1	1	0

A Challenge: Build a traffic light controller

Want the lights to cycle green-yellow-red.





Does this work?




















































CLK___

R ___


Y___

G___


CLK

R





















The Traffic Light Controller with Reset








CLK___ RESET R ____ Y ____


The Traffic Light Controller with Reset













D Flip-Flop with Enable




С	Ε	D	Q
1	0	Χ	Q
1	1	0	0
1	1	1	1
0	Χ	Χ	Q
1	Χ	Χ	Q




What's wrong with this solution?

Asynchronous Preset/Clear



The Traffic Light Controller w/ Async. Reset






The Synchronous Digital Logic Paradigm


Gates and D flip-flops only

Each flip-flop driven by the same clock

Every cyclic path contains at least one flip-flop




Cool Sequential Circuits: Shift Registers



Α	Q_0	Q_1	Q_2	Q_3
0	Χ	Χ	Χ	Χ
1	0	Χ	Χ	Χ
1	1	0	Χ	Χ
0	1	1	0	Χ
1	0	1	1	0
0	1	0	1	1
0	0	1	0	1
0	0	0	1	0
1	0	0	0	1
0	1	0	0	0

Universal Shift Register




S_1	S_0	Q_3	Q_2	Q_1	Q_0
0	0	R	Q_3	Q_2	Q_1
0	1	D_3	D_2	D_1	D_0
1	0	Q_3	Q_2	Q_1	Q_0
1	1	Q_2	Q_1	Q_0	L

S ₁	S ₀	Operation
0	0	Shift right
0	1	Load
1	0	Hold
1	1	Shift left


Cool Sequential Circuits: Counters

Cycle through sequences of numbers, e.g.,


Setup Time: Time before the clock edge after which the data may not change



Setup Time: Time before the clock edge after which the data may not change Hold Time: Time after the clock edge after which the data may change




Setup Time: Time before the clock edge after which the data may not change Hold Time: Time after the clock edge after which the data may change





Minimum Propagation Delay: Time from clock edge to when Q might start changing

Setup Time: Time before the clock edge after which the data may not change Hold Time: Time after the clock edge after which the data may change




Timing in Synchronous Circuits





 t_c : Clock period. E.g., 10 ns for a 100 MHz clock


Timing in Synchronous Circuits




Hold time constraint: how soon after the clock edge is D liable to start changing?

Min. FF delay + min. logic delay

Timing in Synchronous Circuits







Setup time constraint: when before the clock edge is D guaranteed to have stabilized?

Max. FF delay + max. logic delay

Clock Skew: What Really Happens




Sufficient Hold Time?




CLK₂ arrives late, creating potential hold time violation

Clock Skew: What Really Happens



Sufficient Setup Time?



CLK₂ arrives early, creating potential setup time violation