
Fundamentals of Computer Systems A Pipelined MIPS Processor

Harris and Harris Chapter 7.5




Technical Illustrations Copyright ©2007 Elsevier


Sequential Laundry




Pipelined Laundry




Single-Cycle Datapath Timing




Single-Cycle vs. Pipelined Datapath






Corrected Pipelined Datapath

The register number to write (WriteReg) must stay synchronized with the result.




Pipeline Control

Same control unit as the single-cycle processor; Control signals delayed across pipeline stages




Single-Cycle vs. Pipeline Timing


Single-Cycle




Pipelined



Pipelining Abstraction



Data Hazard



The first instruction produces a result (in \$s0) that later instructions need.

The ALU has computed the value in cycle 3, but it won't be written to the register file until cycle 5.











Eliminating Hazards at Compile-Time



Insert *nop*s to delay later instructions; sometimes possible to put useful work in those slots.


Eliminating Data Hazards through Forwarding




Add logic to send data "between" instructions; register file eventually written.

Here, the result is available at the end of cycle 3 and needed in cycles 4 and 5.

Datapath with Data Forwarding




Data Hazard that Demands a Stall




This data hazard can't be solved with forwarding because the value is only available at the end of cycle 4, yet is needed at the beginning.

Stalling a Pipeline




A *stall* tells an instruction to wait for a cycle before proceeding.

Stalling Hardware




 $\begin{aligned} & \text{Iwstall} = \text{MemToRegE} \land \big((\text{rsD} = \text{rtE}) \lor (\text{rtD} = \text{rtE}) \big) \\ & \text{StallF, StallD, FlushE} = \text{Iwstall} \end{aligned}$

Control Hazards




Whether to branch isn't determined until the beginning of the fourth cycle; three instructions would be executed erroneously if the branch were taken.

Early Branch Resolution




Introduced another data hazard in the decode stage

Control Hazards w/ Early Branch Resolution



Handling Data and Control Hazards



Forwarding and Stalling Logic

"Forward ALU result to branch-if-equal comparator if we would read its destination register"

```
ForwardAD = (rsD \neq 0 \land rsD = WriteRegM \land RegWriteM)
```

```
ForwardBD = (rtD \neq 0 \land rtD = WriteRegM \land RegWriteM)
```

"Stall if the branch would test the result of an ALU operation or a memory read"

```
\label{eq:branchstall} \begin{split} & \text{(BranchD} \land \text{RegWriteE} \land \text{(WriteRegE} = \text{rsD} \lor \text{WriteRegE} = \text{rtD))} \lor \\ & \text{(BranchD} \land \text{MemToRegM} \land \text{(WriteRegM} = \text{rsD} \lor \text{WriteRegM} = \text{rtD))} \end{split}
```

"Stall if we need to read the result of a memory read or of a branch"

StallF, StallD, FlushE = lwstall v branchstall

Pipeline Performance CPI Example

Ideal CPI = 1; stalls reduce this, but how much?

52% R-type 25% Loads

Instructions in SPECINT2000 benchmark:

10% Stores

11% Branches

2% Jumps

If 40% of loads are used by the next instruction and 25% of branches are mispredicted, what is the average CPI?

Pipeline Performance CPI Example

Ideal CPI = 1; stalls reduce this, but how much?

52% R-type 25% Loads

Instructions in SPECINT2000 benchmark:

10% Stores 11% Branches 2% Jumps

If 40% of loads are used by the next instruction and 25% of branches are mispredicted, what is the average CPI?


Load CPI = 2 when next instruction uses; 1 otherwise

Branch CPI = 2 when mispredicted; 1 otherwise


Jump CPI = 2

Average CPI =
$$1 \cdot 0.52 + R$$
-type $(2 \cdot 0.40 + 1 \cdot 0.60) \cdot 0.25 + Loads$ $1 \cdot 0.10 + Stores$ $(2 \cdot 0.25 + 1 \cdot 0.75) \cdot 0.11 + Branches$ $2 \cdot 0.02$ Jumps = 1.1475

Fully Bypassed Processor



Pipelined Processor Critical Path



$$= 2(150 + 25 + 40 + 15 + 25 + 20) \text{ ps} = 550 \text{ ps}$$

Why 2? We assume it takes half a cycle for a newly written register's value (WD3) to propagate to RD1 or RD2, i.e., when an earlier instruction writes a register used by the current one.

Pipelined Processor Performance

For a 100 billion-instruction task on our pipelined processor, each instruction takes 1.15 cycles on average. With a 550 ps clock period,

 $time = 100 \times 10^9 \times 1.15 \times 550 \ ps = 63 \ seconds$

Processor	Execution Time	Speedup
Single-Cycle	92.5 s	1.00 (by definition)
Multi-Cycle	133.9	0.70
Pipelined	63.25	1.46