
Module 3: Data path and Control Design


Review of basic logic devices and register file

- ALU: arithmetic ALU
- **Register file:** Consists of a set of registers that can be read and written by supplying a register to be accessed,



Single-cycle datapath design


Datapath for R-type instructions



Datapath for D-type instructions

Data transfer (D)type – Base addressing Part 3/4)


- Operation LDUR Rt, [Rn, #address]
- LDUR X9, [X22, #64] //[X9] ←mem[[X22] +64]




Value

Data transfer (D)type – Base addressing Part 4/4)

- Operation STUR Rt, [Rn, #address]
- STUR X9, [X22, #64]] //[X9] →mem[[X22] +64]




• Combined datapath for R and D-type instruction




• Datapath for I-type instructions

Datapath for I type - Immediate addressing



Datapath for CB-type instructions

Datapath for CB type – Branch instruction



• Combined datapath for R,D, I, CB, and B-type instructions

Complete Datapath including B Instructions

