# ACM8685 2×26W Stereo | 1×52W Mono, Digital Input Class-D Audio Amplifier with Rich Audio Effect Tuning

#### 1. Features

- Flexible Power Supply Configurations
- PVDD: 4.5V to 26.4V
- DVDD and I/O: 3.3V
- Various output configurations
- 2×26W, Stereo mode (8Ω, 22V, THD+N = 1%)
- $2\times32W$ , Stereo mode (8 $\Omega$ , 22V, THD+N = 10%)
- Excellent Audio Performance
- THD+N ≤ 0.04% at 1W, 1kHz, PVDD = 12V
- 114 dB A-weighted signal-to-noise ratio (SNR)
- Idle switching A-weighted noise  $\leq 32 \, uV_{RMS}$
- 18 mA low quiescent current
- 90% efficiency into 8Ω load at 12V
- Configurable digital audio interface
- I<sup>2</sup>C control with up to 4 selectable addresses
- I<sup>2</sup>S, Left-justified, Right-justified, TDM audio format
- 3-Wire digital audio interface without MCLK required
- 32kHz, 44.1kHz/48kHz, 88.2kHz/96kHz,
   176.4kHz/192kHz input sample rate
- SDOUT for Acoustic Echo Cancellation AEC or 1.1 / 2.1
   system sub-channel signal routing
- · Advanced audio effect tuning
- Flexible digital and analog gain adjustment
- High pass filter for DC blocking
- Input signal router for left and right channel
- 2×11 pre BQs & 2×2 post BQs to support enhanced audio frequency tuning
- Pre volume & post volume for dynamic headroom and loudness control
- 3 band dynamic range control (DRC) with time delay buffer & post compensation BQs for flexible and flat multiple band control
- Advanced Programmable Bass Enhancement
- 3D Surround Sound
- Analog protections
  - FAULT status report through GPIO and  $\ensuremath{\,\mathrm{I}}^2\ensuremath{\,\mathrm{C}}$  registers
- Over current and Direct current protection
- Over temperature protection
- Under-voltage and Over-voltage protection
- Clock error protection

#### 2. Applications

- Portable Speakers: Bluetooth, Smart Speakers with Voice Assistant
- Home Audio: TV, Soundbar, STB (set top box), HTiB (Home Theatre in a Box)
- Smart Appliances
- PCs and Laptops

#### 3. General Description

ACM8685 is a fully integrated, high efficiency, stereo Class-D audio amplifier with digital inputs. The application circuit requires few passives components to operate with 4.5V to 26.4V PVDD supply, 3.3V DVDD supply. It can drive 2×26W output power into BTL  $8\Omega$  and  $1\times52$ W into PBTL  $4\Omega@1\%$  THD+N

ACM8685 features one novel PWM modulation architecture, which adjusts PWM common duty cycle during start-up phase to avoid startup pop click.

Spread spectrum technology provides lower EMI radiated emissions. It allows inductor free application with specified output power situation with ACM8685.


The advanced audio effect tuning capability inside ACM8685 provides one highly integrated solution. It allows turning on / off each block with highly free operations. Both pre and pose BQs / volume helps a lot to maintain audio headroom. Furthermore, 3 band DRC with time delay buffer and post compensation BQs is available to implement flexible and flat multiple band control.

#### 4. Device Information

Part number	ber Package Body size	
ACM8685	TSSOP 28	9.7 mm × 4.4 mm

## 5. Pin Configuration and Function Descriptions

## ACM8685 TSSOP 28 Pin



Pin No.	Name	Туре	Description
1	DGND	PWR	Digital Ground.
2	DVDD	PWR	Digital power supply input: 3.3V.
3	ADR/GPIO2	DIO	I <sup>2</sup> C address selection /
			GPIO2: FAULT / WARNING / SDOUT
4	VREG_DVDD	AOUT	Digital regulator output.
5	DGND	PWR	Digital Ground
6	FSYNC	DIN	Word select clock for the digital signal.
7	BLCK	DIN	Bit clock for the digital signal.
8	SDIN	DIN	Serial data input.
9	GPIO1	DIO	GPIO1: FAULT / WARNING / SDOUT
10	SDA	DIO	I <sup>2</sup> C serial data.
11	SCL	DIN	I <sup>2</sup> C clock.
12	$\overline{PDN}$	DIN	Shut down, low active.
13	VREG_AVDD	AOUT	Analog regulator output.

14	AGND	PWR	Analog ground.
15	PVDD	PWR	Power stage supply input.
16	PVDD	PWR	Power stage supply input.
17	OUT_R+	AOUT	Right channel positive output of H-bridge.
18	BST_R+	AIN	Bootstrap capacitor for OUT_R+.
19	PGND	PWR	Power stage ground.
20	OUT_R-	AOUT	Right channel negative output of H-bridge.
21	BST_R-	AIN	Bootstrap capacitor for OUT_R
22	BST_L-	AIN	Bootstrap capacitor for OUT_L
23	OUT_L-	AOUT	Left channel negative output of H-bridge.
24	PGND	PWR	Power stage ground.
25	BST_L+	AIN	Bootstrap capacitor for OUT_L+.
26	OUT_L+	AOUT	Left channel positive output of H-bridge.
27	PVDD	PWR	Power stage supply input.
28	PVDD	PWR	Power stage supply input.

## 6. Device Family Comparison

Device Name	$R_{dson}$	PVDD Output Power			
ACM8615M	135 mΩ	4.5V ~ 21V	Mono 1×21W (8Ω, 20V, THD+N = 1%)		
ACM8685	135 mΩ	4.5V ~ 26.4V	Stereo 2×26W (8Ω, 22V, THD+N = 1%)		

## 7. Specifications

# 7.1 Absolute Maximum Ratings (1)

		MIN	MAX	UNIT
DVDD	Low-voltage digital supply	-0.3	3.9	V
PVDD	PVDD supply	-0.3	30	V
V <sub>I(Digin)</sub>	DVDD referenced digital inputs (2)	-0.5	V <sub>DVDD</sub> +0.5	V
V <sub>I(OUTxx)</sub>	Voltage at speaker output pins	-0.3	32	V
T <sub>A</sub>	Ambient operating temperature	-25	85	°C
T <sub>stg</sub>	Storage temperature	-40	125	°C

- (1) Stressed beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicted under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) DVDD referenced digital pins include: ADR/GPIO2, GPIO3, FSYNC, BCLK, SDIN, GPIO1, SDA, SCL, PDN.

#### 7.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	<u>+</u> 2000	V	
V <sub>(ESD)</sub>	V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	<u>+</u> 500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V	Danier annah in auto	DVDD	2.8		3.63	
$V_{(SUPLLY)}$	Power supply inputs	PVDD	4.5			V
		BTL Mode, Speaker Load= $4\Omega$ (+/-20% Variation)	4.5		19.2	
	Recommended PVDD	BTL Mode, Speaker Load=6Ω (+/-20% Variation)	4.5		26.4	
		BTL Mode, Speaker Load= $8\Omega$ (+/-20% Variation)	4.5		26.4	.,
	Range	PBTL Mode, Speaker Load=2Ω (+/-20% Variation)	4.5		19.2	V
		PBTL Mode, Speaker Load=3 $\Omega$ (+/-20% Variation)	4.5		26.4	
		PBTL Mode, Speaker Load= $4\Omega$ (+/-20% Variation)	4.5		26.4	
V <sub>IH(DIGIN)</sub>	Input logic high for DVD	D reference digital inputs	0.9×DVDD		DVDD	.,
VIL(DIGIN)	Input logic low for DVDI	reference digital inputs			0.1×DVDD	V
Louт	Minimal inductor value condition	in LC filter under short-circuit	1			μН

## 7.4 Thermal Information

		ACM8685 TSSOP 28 PINS	
		JEDEC STANDARD	UNIT
		4-LAYER PCB	
$\theta_{\text{JA}}$	Junction-to-ambient thermal resistance	28	°C/W
θл	Junction-to-case (top) thermal resistance	22	°C/W
ψл	Junction-to-top characterization parameter	1.2	°C/W

## 7.5 Electrical Characteristics

Free-are room temperature 25° C, High Performance mode, LC filter=10uH+0.68uF, Fsw=480kHz, (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL I/O						
шн	Input logic high current level for DVDD referenced digital input pins	Vin(Digin)=VDVDD			10	μΑ
IIL	Input logic low current level for DVDD referenced digital input pins	V <sub>IN(Digin)</sub> =0 V			-10	μΑ
V <sub>IH(Digin)</sub>	Input logic high threshold for DVDD referenced digital inputs		70%			V <sub>DVDD</sub>
VIL(Digin)	Input logic low threshold for DVDD referenced digital inputs				30%	V <sub>DVDD</sub>
V <sub>OH</sub> (Digin)	Output logic high threshold for DVDD referenced digital inputs	I <sub>OH</sub> = 2mA	80%			V <sub>DVDD</sub>
$V_{OL(Digin)}$	Output logic low threshold for DVDD referenced digital inputs	I <sub>OH</sub> = -2mA			20%	V <sub>DVDD</sub>
I <sup>2</sup> C CONTROL	PORT					
C <sub>L(I2C)</sub>	Allowable load capacitance for each I <sup>2</sup> C line				400	pF
F <sub>SCL(fast)</sub>	Support SCL frequency	No wait states, fast mode			400	kHz
F <sub>SCL(slow)</sub>	Support SCL frequency	No wait states, fast mode			100	kHz
SERIAL AUDIO	O PORT					
toly	Required FSYNC to BCLK rising edge delay		5			ns
Dsclk	Allowable SCLK duty cycle		40%		60%	
fs	Supported input sample rates		32		192	kHz
F <sub>BCLK</sub>	Supported BCLK frequencies		32		64	fs
AMPLIFIER O	PERATING MODE AND DC PARAMI	ETERS				
toff	Turn-off Time	Excluding volume ramp			10	ms
Av(spk_amp)	Programmable Gain	Value represents the 'peak voltage' disregarding clipping due to lower PVDD Measured at OdB input (1FS)	4.95		29.5	V <sub>peak</sub> /FS
∆A <sub>V(SPK_AMP)</sub>	Amplifier gain error	Gain=29.5V <sub>P</sub> /FS		0.5		dB
				384		kHz
	Control in a function of the			260		kHz
F <sub>SW</sub>	Switching frequency of the speaker amplifier			480		kHz
	speaker ampiller			576		kHz
				768		kHz

Preliminary Datasheet V0.5

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>DS(ON)</sub>	Drain-to-source on resistance of the individual output MOSFETs	FET + Metallization. $V_{PVDD}$ =24V, $I_{(OUT)}$ =500mA, $T_J$ =25°C		135		mΩ
PROTECTION						
OCE <sub>THRES</sub>	Over-Current Error Threshold	Speaker Output Current (Post LC filter), Speaker current, PVDD=24V (100Hz Burst on, 500 cycles interval), LC filter=10uF+0.68uF, Fsw=480kHz	6	6.5		Α
UVE <sub>THRES</sub> (PVDD)	PVDD under voltage error threshold			4		V
OVE <sub>THRES</sub> (PVDD)	PVDD over voltage error threshold			28		V
DCE <sub>THRES</sub>	Output DC Error protection threshold	Class D Amplifier's output DC voltage cross speaker load to trigger Output DC Fault protection		1.9		V
T <sub>DCDET</sub>	Output DC Detect time	Class D Amplifier's output remain at or above DCE <sub>THRES</sub>		570		ms
OTE <sub>THRES</sub>	Over temperature error threshold			160		℃
OTEHysteresis	Over temperature error hysteresis			10		℃
OTW <sub>THRES</sub>	Over temperature warning level			135		℃
AUDIO PERFO	RMANCE (STEREO BTL)					
Vos	Amplifier offset voltage	Measure differentially with zero input data, programmable gain configured with 29.5Vp/FS, VPVDD=12V	-10		10	mV
		$V_{PVDD}$ =12 $V_{,R_{SPK}}$ =6 $\Omega_{,f}$ =1 $k$ Hz,THD+N=10%		12.7		W
	Output Dawer (Der Channel)	$V_{PVDD}$ =12 $V_{r}R_{SPK}$ =6 $\Omega_{r}f$ =1 $kHz_{r}THD+N$ =1%		10.2		W
Dorchio	, , , , ,	$V_{PVDD}$ =18 $V_{r}R_{SPK}$ =6 $\Omega_{r}f$ =1 $k$ Hz, $T$ HD+ $N$ =10%		27.5		W
r U(SPK)	, ,	$V_{PVDD}$ =18 $V_{,R_{SPK}}$ =6 $\Omega_{,f}$ =1 $k$ Hz, $T$ HD+ $N$ =1 $\%$		22.2		W
	1300 1000012)	$V_{PVDD}$ =24V, $R_{SPK}$ =8 $\Omega$ , $f$ =1kHz, $T$ HD+N=10%		38		W
	Drain-to-source on resistance of the individual output MOSFETS   Dours-500mA, T=25°C   Seaker Output Current (Post LC filter), Speaker Current, PVDD=24V (100Hz Burst on, 500 cycles interval), LC filter-10uF+0.68uF, Fsw=480kHz   Duby DvD over voltage error threshold   Clients   Duby DvD over voltage error threshold   Duby DvD over temperature error threshold   Duby DvD over temperature error threshold   Duby DvD over temperature error hysteresis   DvD over temperature error hysteresis   Duby DvD over temperature e		W			
	Total harmonic distortion and	V <sub>PVDD</sub> =12V		0.024		%
THD+N <sub>SPK</sub>	noise (P <sub>0</sub> =1W,f=1kHz,R <sub>SPK</sub> =6	V <sub>PVDD</sub> =18V		135 6 6.5 4 28 1.9 570 160 10 135 -10 10 12.7 10.2 27.5 22.2 38 30.7 0.024 0.021 0.012 32.24 35.58 111 114 72 90	%	
		V <sub>PVDD</sub> =24V		0.012		%
				32.24		μVrm
ICN <sub>(SPK)</sub>	·				135  6.5  4  28  1.9  570  160  10  135  10  12.7  10.2  27.5  22.2  38  30.7  0.024  0.012  32.24  35.58  111  114  72	
	weignted, AES1/)			35.58		μVrm
DR	Dynamic range	A-Weighted, -60dBFS method.		111		dB
SNR	Signal-to-noise ratio	A-Weighted, reference to 1% THD+N		114		dB
PSRR	Power supply rejection ratio	V <sub>PVDD</sub> =12V, input audio signal=digital		72		dB
X-talk <sub>spk</sub>	between left-to-right and	f=1kHz, V <sub>PVDD</sub> =24V, Load=8Ω		90		dB
AUDIO PERFO	RMANCE (MONO PBTL)					
Vos	Amplifier offset voltage	data, programmable gain configured	-5		5	mV

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V <sub>PVDD</sub> =24V,R <sub>SPK</sub> =4Ω,f=1kHz,THD+N=1%		62		W
PO(SPK)  THD+NSPK  T DR  I SNR  S ICN(SPK)	0.1.1.0	$V_{PVDD}$ =24V, $R_{SPK}$ =4 $\Omega$ , $f$ =1kHz, $T$ HD+N=10%		76		W
	Output Power	$V_{PVDD}$ =18 $V_{R_{SPK}}$ =4 $\Omega_{f}$ =1 $k$ Hz,THD+N=1%		35.5		W
		V <sub>PVDD</sub> =18V,R <sub>SPK</sub> =4Ω,f=1kHz,THD+N=10%		44		W
THD+N <sub>SPK</sub>	Total harmonic distortion and	$V_{PVDD}$ =24V, LC filter, $R_{SPK}$ =4 $\Omega$ , High		0.04		%
	noise (Po=1W, f=1kHz)	Performance Mode		0.04		70
DR	Dynamic range	A-Weighted, -60dBFS method,		115		dB
		$V_{PVDD}=24V$ , $R_{SPK}=4\Omega$				
SNR	Signal-to-noise ratio	A-Weighted, reference to 1% THD+N		117		dB
		Output Level, $V_{PVDD}$ =24V, $R_{SPK}$ =4 $\Omega$				
ICN	Idle channel noise (A-	VPVDD=24V, LC filter=10uH+0.47uF,		33		μVrms
ICIN(SPK)	Weighted, AES17)	Load=4 $\Omega$ , High Performance Mode				
DCDD	Dawar supply raigation ratio	V <sub>PVDD</sub> =12V, LC filter=10uH+0.47uF,		72		dB
THD+N <sub>SPK</sub> DR  SNR  ICN <sub>(SPK)</sub>	Power supply rejection ratio	Load=6Ω, High Performance Mode				

# 7.6 Timing Requirements

		MIN	NOM	MAX	UNIT
Serial Audio P	ort Timing-Slave Mode				
f <sub>BCLK</sub>	BCLK frequency	1.024			MHz
t <sub>BCLK</sub>	BCLK period	40			ns
t <sub>BCLKL</sub>	BCLK pulse width, low	16			ns
t <sub>BCLKH</sub>	BCLK pulse width, high	16			ns
t <sub>BF</sub>	BCLK rising to FSYNC edge	8			ns
t <sub>FB</sub>	FSYNC Edge to BCLK rising edt	8			ns
tsu	Data setup time, before BCLK rising edge	8			ns
t <sub>DH</sub>	Data hold time, after BCLK rising edge	8			ns
t <sub>DFB</sub>	Data delay time from BCLK failing edge		30		ns
I <sup>2</sup> C Bus Timing	-Standard				
$f_{SCL}$	SCL clock frequency			100	kHz
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7			μs
t <sub>LOW</sub>	Low period of the SCL clock	4.7			μs
tнı	High period of the SCL clock	4			μs
t <sub>RS-SU</sub>	Setup time for (repeated) START condition	4.7			μs
t <sub>S-HD</sub>	Hold time for (repeated) START condition	4			μs
t <sub>D-SU</sub>	Data setup time	250			ns
t <sub>D-HD</sub>	Data hold time	0		3450	ns
t <sub>SCL-R</sub>	Rise time of SCL signal			1000	ns
t <sub>SCL-R1</sub>	Rise time of SCL signal after a repeated START condition and			1000	ns
	after an acknowledge bit				
t <sub>SCL-F</sub>	Fall time of SCL signal			1000	ns
t <sub>SDA-R</sub>	Rise time of SDA signal			1000	ns
t <sub>SDA-F</sub>	Fall time of SDA signal			1000	ns
t <sub>P-SU</sub>	Setup time for STOP condition	4			μs
Св	Capacitive load for each bus line			400	pf
I <sup>2</sup> C Bus Timing	-Fast				
f <sub>SCL</sub>	SCL clock frequency			400	kHz

		MIN	NOM	MAX	UNIT
t <sub>BUF</sub>	Bus free time between a STOP and START condition	1.3			μs
t <sub>LOW</sub>	Low period of the SCL clock	1.3			μs
t <sub>HI</sub>	High period of the SCL clock	600			ns
t <sub>RS-SU</sub>	Setup time for (repeated) START condition	600			ns
t <sub>RS-HD</sub>	Hold time for (repeated) START condition	600			ns
t <sub>D-SU</sub>	Data setup time	100			ns
t <sub>D-HD</sub>	Data hold time	0		900	ns
t <sub>SCL-R</sub>	Rise time of SCL signal	20+0.1C <sub>B</sub>		300	ns
t <sub>SCL-R1</sub>	Rise time of SCL signal after a repeated START condition and	20+0.1C <sub>B</sub>		300	ns
	after an acknowledge bit				
t <sub>SCL-F</sub>	Fall time of SCL signal	20+0.1C <sub>B</sub>		300	ns
tsda-r	Rise time of SDA signal	20+0.1C <sub>B</sub>		300	ns
t <sub>SDA-F</sub>	Fall time of SDA signal	20+0.1C <sub>B</sub>		300	ns
t <sub>P-SU</sub>	Setup time for STOP condition	600			ns
t <sub>SP</sub>	Pulse width of spike suppressed			50	ns
Св	Capacitive load for each bus line			400	pf

## 7.7 Timing Parametric Requirements Information




Figure 1 I<sup>2</sup>C Communication Port Timing Diagram




Figure 2 Serial Audio Port Timing in Slave Mode

## 8. Idle Power Dissipation

## 8.1 DVDD Current

Fs=480kHz, Free-are room temperature 25° C.

Table 1 DVDD Current

DVDD (V)	Device Mode	Current Consumption (mA)	Setting Register Location	
	Play Mode (DSP Enable)	30.65	Register 0x04	
	Play Mode (DSP Bypass)	13.066	Register 0x04 and Register 0x0	
	Driver-off (DSP Enable)	30.375	Register 0x04	
3.3	Driver-off (DSP Bypass)	12.798	Register 0x04	
	Analog-off	0.933	Register 0x04	
	Digital-off	0.848	Register 0x04	
	PDN=0	0.007	Pin 12 pulled to low	

## **8.2 PVDD Current**

Fs=480kHz, Free-are room temperature 25° C. LC Filter=10uH+0.68uF. LPD Mode.

**Table 2 PVDD Current** 


Table 2 PVDD Current								
(V) DDV	Device Mode	Current Consumption	Setting Register Location					
		(mA)						
	Play	19.176						
	Driver-off	9.593	Danistan 0.04					
7.4	Analog-off	5.897	Register 0x04					
	Digital-off	0.0924						
	PDN=0	0.0062	Pin 12 pulled to low					
	Play	24.996						
	Driver-off	9.623	Danistan 0.04					
12	Analog-off	5.943	Register 0x04					
	Digital-off	0.0934						
	PDN=0	0.0069	Pin 12 pulled to low					
	Play	31.063						
	Driver-off	9.67	Desister 0v04					
16	Analog-off	5.998	Register 0x04					
	Digital-off	0.0938						
	PDN=0	0.0075	Pin 12 pulled to low					
	Play	35.103						
	Driver-off	9.705	Desister OvC4					
18.5	Analog-off	6.035	Register 0x04					
	Digital-off	0.0944						
	PDN=0	0.0082	Pin 12 pulled to low					
24	Play	44.861	Desister OvC4					
24	Driver-off	9.787	Register 0x04					

Analog-off	6.112	
Digital-off	0.098	
PDN=0	0.009	Pin 12 pulled to low


#### 9. Typical Characteristics

#### 9.1 Bridge Tied Load (BTL) Configuration Curves with High Performance Mode

Free-air room temperature 25°C (unless otherwise noted). ACM8685EVM board, device PWM Modulation mode set to High Performance mode with 480kHz Fsw.





(Load= $4\Omega$ , Fsw=480kHz, High Performance Mode)



(Load=6Ω, Fsw=480kHz, High Performance Mode)


Figure 4 Output Power vs PVDD





(Load=8Ω, Fsw=480kHz, High Performance Mode)


12 14 16 18 Supply Voltage (V) 20



(PVDD=12V, Load= $6\Omega$ , Fsw=480kHz)


Figure 6 THD+N vs Frequency






(PVDD=18V, Load= $6\Omega$ , Fsw=480kHz)

Figure 7 THD+N vs Frequency




(PVDD=12V, Load= $6\Omega$ , Fsw=480kHz)


Figure 8 THD+N vs Output Power



## 9.2 Bridge Tied Load (BTL) Configuration Curves with LPD Mode


Free-air room temperature 25°C (unless otherwise noted). ACM8685EVM board, device PWM Modulation mode set to Low Power Dissipation mode with 480kHz Fsw.






(Load=8Ω, Fsw=480kHz, LPD Mode)

Figure 15 Output Power vs PVDD




(PVDD=18V, Load= $6\Omega$ , Fsw=480kHz)

Figure 17 THD+N vs Frequency




(PVDD=12V, Load= $6\Omega$ , Fsw=480kHz)

Figure 19 THD+N vs Output Power




(PVDD=12V, Load=8Ω, Fsw=480kHz)

Figure 21 THD+N vs Output Power




(PVDD=12V, Load= $6\Omega$ , Fsw=480kHz)

Figure 16 THD+N vs Frequency




(PVDD=21V, Load= $6\Omega$ , Fsw=480kHz)

Figure 18 THD+N vs Frequency




(PVDD=18V, Load=8Ω, Fsw=480kHz)

Figure 20 THD+N vs Output Power




(PVDD=18V, Load=8Ω, Fsw=480kHz)

Figure 22 THD+N vs Output Power




## 9.3 Parallel Bridge Tied Load (PBTL) Configuration Curves with LPD Mode

Free-air room temperature 25°C (unless otherwise noted). ACM8685EVM board, device PWM Modulation mode set to Low Power Dissipation mode with 480kHz Fsw.




(Load= $4\Omega$ , Fsw=480kHz, LPD Mode)

Figure 29 Output Power vs PVDD




(Load= $4\Omega$ , Fsw=480kHz, LPD Mode)

Figure 31 THD+N vs Output Power



(Load=4Ω, Fsw=480kHz, LPD Mode)

Figure 30 THD+N vs Output Power



(Load= $4\Omega$ , Fsw=480kHz, LPD Mode)

Figure 32 THD+N vs Output Power

#### 10. Detailed Description

#### 10.1 Overview

The ACM8685 device integrates 4 main building blocks together into a single cohesive device that maximizes sound quality, flexibility, and ease of use. The 4 main building blocks are listed as follows:

- A stereo audio DAC
- An Audio Effect Tuning engine
- A flexible closed-loop amplifier capable of operating in stereo or mono, at different switching frequencies, and supporting a variety of output voltages and loads
- An I<sup>2</sup>C control port for communication with the device

The device requires only two power supplies for proper operation. A DVDD supply is required to power the low voltage digital circuitry. Another supply, called PVDD, is required to provide power to the output stage of the audio amplifier. Two internal LDOs convert PVDD to 5V for VREG\_AVDD and 3.3V for VREG\_DVDD respectively.

## 10.2 Functional Block Diagram




Figure 33 Function Block Diagram

#### 10.3 Device Clocking

#### 9.3.1 Main Clocks

The ACM8685 device has flexible systems for clocking. Internally, the device requires a number of clocks, mostly at related clock rates to function correctly. All of these clocks can be derived from the Serial Audio Interface.

The serial audio interface typically has 3 connection pins which are listed as follows:

- BCLK
- FSYNC/LRCLK (Left/Right Word Clock and Frame Sync)
- SDIN (Input Data)

The device has an internal PLL that is used to take BCLK as reference clock and create the higher rate clocks required by the Audio Effect Tuning and the DAC clock.

The ACM8685 device has an audio sampling rate detection circuit that automatically senses the sampling frequency. Common audio sampling frequencies of 32kHz, 44.1kHz-48kHz, 88.2kHz-96kHz, 176.4kHz-192kHz are supported. The sampling frequency detector sets the clock for DAC and Audio Effect Tuning automatically.

The ACM8685 device has an audio sampling rate detection circuit that automatically senses the sampling frequency. Common audio sampling frequencies of 32kHz, 44.1kHz-48kHz, 88.2kHz-96kHz, 176.4kHz-192kHz are supported. The sampling frequency detector sets the clock for DAC and Audio Effect Tuning automatically.

#### 9.3.2 Serial Audio Port - Clock Rates

The serial audio interface port is a 3-wire serial port with the signals FSYNC/LRCLK, BCLK, and SDIN. BCLK is the serial audio bit clock, used to clock the serial data present on SDIN into the serial shift register of the audio interface. Serial data is clocked into the ACM8685 device on the rising edge of BCLK. The FSYNC/LRCLK pin is the serial audio

left/right word clock or frame sync when the device is operated in TDM mode.

Table 3. Audio Data Formats, Bit Depths and Clock Rates

FORMAT	DATA BITS	MAXIMUM LRCLK/FS FREQUENCY (kHz)	BCLK RATE (Fs)
I <sup>2</sup> S/LJ/RJ	32,24,20,16	32 to 96	64,32
		32	128
TDM	32,24,20,16	44.1/48	128,256,512
		96	128,256

When clock halt, non-supported BCLK to FSYNC/LRCLK ratio is detected, the device reports clock error in Register 0x18 in Page0.

#### 9.3.3 Clock Halt Auto-recovery


As some of host processor halts I<sup>2</sup>S clock when there is no audio playing. After clock halt, the device puts all channels into Hi-Z state and reports clock error in register 0x18 in Page0. After audio clock recovery, the device automatically returns to the previous state.

#### 9.3.4 Sample Rate on The Fly Change

ACM8685 supports FSYNC/LRCLK rate on the fly change. For example, change FSYNC/LRCLK from 32kHz to 48kHz or 96kHz, Host processor needs to put LRCLK (FSYNC) to Halt state at least 10ms before changing to new sample rate.

#### 9.3.5 Serial Audio Port - Data Formats and Bit Depths

The device supports industry-standard audio data formats, including standard I<sup>2</sup>S, left-justified, right-justified and TDM/DSP data. Data formats are selected via Register 0x07 in Page0. If the high width of FSYNC/LRCLK in TDM/DSP mode is less than 8 cycles of BCLK, the register Page0/0x07 D[5:4] should be set to 01. All formats require binary two's complement, MSB-first audio data, up to 32-bit audio data is accepted. All the data formats, word length and clock rate supported by this device are shown in Table 1. The data formats are detailed in Figure 14 to Figure 18. The word length are selected via Register Page0/0x07 D[1:0]. The offset of data is selected via Register Page0/0x08.



I<sup>2</sup>S Data Format; L-channel = LOW, R-channel = HIGH

Figure 34 I<sup>2</sup>S Audio Data Format






Figure 35 Left-Justified Audio Data Format



Right-Justified Data Format; L-channel = HIGH, R-channel = LOW


Figure 36 Right-Justified Audio Data Format



TDM Data Format with OFFSET = 0

In TDM Modes, Duty Cycle of LRCLK/FS should be  $1\times$  SCLK at minimum. Rising edge is considered frame start

Figure 37 TDM 1 Audio Data Format



TDM Data Format with OFFSET = 1

In TDM Modes, Duty Cycle of LRCLK/FS should be 1× SCLK at minimum. Rising edge is considered frame start

Figure 38 TDM 2 Audio Data Format

#### 10.4 Power Supplies

To facilitate system design, ACM8685 needs only a 3.3-V supply in addition to (4.5V~26.4V) power-stage supply. Two internal voltage regulators provide suitable voltage levels for the gate drive circuitry and internal circuitry. The external pins are provided only as a connection point for off-chip bypass capacitors to filter the supply. Connecting external circuitry to theses regulators may result in reduced performance and damage to the device. Additionally, all circuitry requiring a floating voltage supply, e.g., the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only a few external capacitors. In order to provide good electrical and acoustical characteristics, the PWM signal path for the output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate bootstrap pins (BST\_x). The gate drive voltages (VREG\_AVDD) are derived from the PVDD voltage. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, inductance between the power-supply pins and decoupling capacitors must be avoided. For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST\_x) to the power-stage output pin (OUT\_x). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive regulator output pin (VREG\_AVDD) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver.

#### 10.5 Device Gain Setting

As seen in the figure below, the audio path of the ACM8685 consists of a digital audio input port, a digital audio path, a digital to PWM convertor, a gate driver stage, a Class D power stage, and the feedback loop which feeds the output information back into the digital to PWM block to correct for distortion sensed on the output pins. The total amplifier gain is comprised of digital gain in the digital audio path and the analog gain from the input of the analog

modulator to the output of the speaker amplifier power stage.




Figure 39 Gain Structure

As shown above, the first gain stage for the speaker amplifier is present in the digital audio path. It consists of the volume control and EQ/DRC/Mixer. The volume control is set to 0dB by default and EQ/DRC/Mixer is bypassed by default.

Amplifier analog gain settings are presented as the output level in dBV (dB related to 1Vrms) with a full-scale serial audio input (0dBFS) and the digital volume control set to 0dB.

V<sub>AMP</sub>=Input +Digital Gain + Analog Gain dBV

#### Where:

- V<sub>AMP</sub> is the amplifier output voltage in dBV<sub>RMS</sub>
- Input is the digital input amplitude in dB with respect to OdBFS
- Digital Gain is the digital volume control setting, -110dB to 24dB.
- Analog Gain is the analog gain setting (26.38dB, 25.88dB, 25.38dB to 10.88dB in 0.5dB step)

Table 2 outlines gain setting expressed in dBV<sub>RMS</sub> and V<sub>PEAK</sub>.

Table 4 Amplifier Gain Settings

in the second se							
Analog Gain	FULL SCAL	E OUTPUT					
(Register 0x02h in Page0)	dBV <sub>RMS</sub>	VPEAK					
00000	26.38	29.5					
00001	25.88	27.84					
00010	25.38	26.3					
00011	24.88	24.8					
01110	19.38	13.17					
01111	18.88	12.44					
10000	18.38	11.74					
11111	10.88	4.95					

#### 10.6 Device Protection

ACM8685 has built-in protection circuits including thermal, short-circuit, under-voltage detection, over-voltage detection, output DC detection, clock error detection circuits. Once these faults occur, ACM8685 reports fault via register 0x17h-0x19h in Page0 and these faults may pull the GPIO0/1 pin to DGND by proper setting in Register 0x0Ah and 0x0Ch in Page0. Clear these faults by writing Bit7 in register 0x01h in Page0 from 0 to 1.

1. Over temperature protection. When the internal junction temperature is higher than 160°C power stages will be turned off and ACM8685 will return to normal operating once the temperature drops to 150°C. The

- temperature values may vary around 10%. Enable Over temperature protection auto-recovery by writing Register 0x11h (Bit 2) from 0 to 1.
- 2. Short-circuit protection. The short-circuit protection protects the output stage when the wires connect to loudspeakers are shorted to each other or GND/PVDD. For normal 24V operations, the current flowing through the power stage will be less than 6.5A for stereo configuration. Otherwise, the short-circuit detectors pull the FAULT pin (GPIO pin) to DGND, disabling the output stages.
- 3. PVDD over-voltage protection. Once the PVDD voltage is higher than 28V, ACM8685 turns off its loudspeaker power stages. When PVDD becomes lower than 27.5V, ACM8685 will return to normal operation.
- 4. PVDD under-voltage protection. Once the PVDD voltage is lower than 4V, ACM8685 turns off its loudspeaker power stages. When PVDD becomes higher than 4.3V, ACM8685 will return to normal operation.
- 5. Speaker DC Protection. Once the output differential voltage exceeds 1.9V (typical) for more than 570ms (typical) at the same polarity. ACM8685 will turn off its loudspeaker stages. Once this fault been removed, clear this fault by writing Bit7 in register 0x01h from 0 to 1 or device will keep output stages in Hi-Z state.
- 6. Clock error protection. When clock halt, non-supported BCLK to FSYNC/LRCLK ratio is detected, the device reports clock error in Register 0x18 in Page0. Once the fault been removed, device will return to normal operation.

#### 10.7 Spread Spectrum

ACM8685 supports spread spectrum with triangle mode. Spread spectrum is used to minimize the EMI noise. Enable spread spectrum in register 0x0Eh in Page 0, default is disable.

Enable Spread Spectrum Script with following sequence (Suitable for 384kHz/480kHz/576kHz switching frequency):

- 1. Step1, Write content 0x00 to Register address 0x00.
- 2. Step2, Write content 0x01 to Register address 0x0E.
- 3. Step3, Write content 0x01 to Register address 0x00.
- 4. Step4, Write <u>content</u> 0x0b to Register <u>address</u> 0x1A.
- 5. Step5, Write content 0x00 to Register address 0x00.

#### 10.8 I<sup>2</sup>C Device Address


The ACM8685 device has 7 bits for I<sup>2</sup>C device address. The first five bits (MSBs) of the device address are factory preset to 01011 (0x5x). The next two bits of address byte are the device select bits which can be user-defined by ADR pin in Table 5.

Table 5 I<sup>2</sup>C Device Address Configuration

ADR PIN	MSBs					User Define		LSB	Device Write	
Configuration									Address	
4.7kΩ to DVDD	0	1	0	1	1	0	0	R/W	0x58	
15kΩ to DVDD	0	1	0	1	1	0	1	R/W	0x5a	
47kΩ to DVDD	0	1	0	1	1	1	0	R/W	0x5c	
120kΩ to DVDD	0	1	0	1	1	1	1	R/W	0x5e	

## 10.9 Start-up sequence

- 1. Configure ADR/GPIO2 pin with proper setting for I<sup>2</sup>C device address.
- 2. Bring up power supplies.
- 3. Once all power supplies are stable, bring up the PDN pin HIGH 1ms before I<sup>2</sup>C communication.
- 4. Configure the device via I<sup>2</sup>C control port based on the user case (Make sure the PDN pin= HIGH before I<sup>2</sup>C control port operating).
- 5. The device is now in normal operation.




- 1) Ons means no sequence requirement
- 2) I<sup>2</sup>C communication and internal Digital processing work in DVDD domain, no PVDD required

Figure 40 Start-up Sequence

#### 10.10 Shutdown sequence


- 1. The device is in normal operation.
- 2. Configure the device in digital off state via register 0x04h or pull PDN low.
- 3. Wait at least 6ms (This time depends on the FSYNC rate, digital volume and digital volume ramp down rate).
- 4. Bring down power supplies.
- 5. The device is now fully shutdown and powered off.



- Before PVDD/DVDD power down, Class D Output driver needs to be disabled by  $\overline{PDN}$  or by  $I^2C$ .
- At least 6ms delay needed based on LRCLK (Fs) = 48kHz, Digital volume ramp down update every sample period, decreased by 0.5dB for each update, digital volume =24dB.


Figure 41 Shutdown Sequence

## 11. Application Circuit Example for Stereo



Note: Both 0.47uF or 0.22uF are suitable for BST caps.

## 12. Application Circuit Example for Mono



Note: Both 0.47uF or 0.22uF are suitable for BST caps.

## 13. Register Maps

## 13.1 Control Registers on Page0

Offset	Acronym	Register Name	Reset Value
0x01	AMP_CTRL1	F <sub>SW</sub> PWM switching frequency, Fault clear, PBTL/BTL	0x00
0x02	AMP_CTRL2	Analog gain	0x00
0x03	AMP_CTRL3	Loop bandwidth, 2 PWM channels phase control	0x00
0x04	STATE_CTRL	Reset, Separate channel Hi-Z / Mute, State Control	0x00
0x05	PROCESSING_CTRL1	AGL, DRB, Hybrid, Post EQ, Sub-CH bypass control	0x12
0x06	PROCESSING_CTRL2	Processing flow selection and low power mode selection	0xF0
0x07	I2S_DATA_FORMAT1	I2S data format, length, FSYNC	0x02
0x08	I2S_DATA_FORMAT2	I2S Shift bits	0x00
0x09	I2S_DATA_FORMAT3	Reserved	0x05
0x0A	GPIO2_CTRL	SDOUT (GPIO2) enable and function selection	0x29
0x0B	GPIO1_CTRL	ADR (GPIO1) enable and function selection	0x2B
0x0C	GPIO1_FAULT_SEL	Clipping, OTW, OTSD, Clock Fault, PVDD UV/OV, DC, OC	0xFF
		selection	
0x0D	GPIO2_FAULT_SEL	Clipping, OTW, OTSD, Clock Fault, PVDD UV/OV, DC, OC	0xFF
		selection	
0x0E	SS_CTRL	Spread spectrum setting	0x00
0x0F	VOLUME_CTRL_L	Volume control for left channel	0xD0
0x10	VOLUME_CTRL_R	Volume control for right channel	0xD0
0x11	MSIC_CTRL	Fault latch selection, OTSD auto-recovery enable	0x03
0x12	I2S_CLK_FORMAT_RPT1	BCLK ratio (MSB), Sample rate detect	0x00
0x13	I2S_CLK_FORMAT_RPT2	BCLK ratio (LSB)	0x00
0x15	DIEID_RPT	DIE ID	0x00
0x16	STATE_RPT	State report	0x00
0x17	FAULT_RPT1	OTSD, PVDD OV/UV, DC, OC	0x00
0x18	FAULT_RPT2	Clock fault, EQs write error	0x00
0x19	FAULT_RPT3	Clipping, OTW	0x00
0x7E	XOR_CHECKSUM	XOR Checksum	0x00
0x7F	CRC_CHECKSUM	CRC Checksum	0x00

# 12.1.1 Register 1 AMP\_CTRL1 (Offset=1h) [Reset=0x00]

7	6	5	4	3	2	1	0
FAULT_CLR	RESERVED			FSW_SWL			PBTL
R/W	R			R/W			R/W

Bit	Field	Туре	Reset	Description
7	FAULT_CLR	R/W	0	Once write this bit to 1, device will clear analog fault, this bit is auto-
				clear

6-4	RESERVED	R	000	These bits are reserved
3-1	FSW_SEL	R/W	000	000: 384kHz
				001: 260kHz
				010: 480kHz
				011: 576kHz
				100: 768kHz
0	PBTL	R/W	0	0: BTL Mode
				1: PBTL Mode, PBTL can be set when device is in digital off state

# 12.1.2 Register 2 AMP\_CTRL2 (Offset=2h) [Reset=0x00]

7	6	5	4	3	2	1	0	
RESERVED			ANA_GAIN					
 R			R/W					

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R	000	These bits are reserved
4-0	ANA_GAIN	R/W	00000	Analog Gain Control, with 0.5dB per step. These bits control the analog gain.
				00000: 0dB (29.5Vp/FS)
				00001: -0.5dB
				00010: -1dB
				11111: -15.5dB

# 12.1.3 Register 3 AMP\_CTRL3 (Offset=3h) [Reset=0x00]

7	6	5	4 3		2	1	0	
RESE	RVED	CH_PHASE_CTL	RESE	RESERVED		BW_CTRL		
R R/W		R/W	F	?		R/W		

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	00	These bits are reserved
5	CH_PHASE_CTRL	R/W	0	0: out phase
				1: in phase
2-0	BW_CTRL	R/W	000	000: 75kHz
				001: 90kHz
				010: 105kHz
				011: 125kHz
				100: 155kHz
				101: 180kHz
				110: 220kHz
				111: 265kHz

# 12.1.4 Register 4 STATE\_CTRL (Offset=4h) [Reset=0x00]

7	6	5	4	3	2	1	0
RST_REG	REST_MOD	CH_L_HIZ	CH_R_HIZ	MUTE_L	MUTE_R	CTRL_	STATE
R/W	R/W	R/W	R/W	R/W	R/W	R/	'W

Bit	Field	Туре	Reset	Description
7	RST_REG	R/W	0	Register Reset
				0: Normal
				1: Reset Register
6	RST_MOD	R/W	0	Signal path Reset
				0: Normal
				1: Reset Signal path
5	CH_L_HIZ	R/W	0	Force Channel L's output driver into Hi-Z state
				0: Normal State
				1: Change L channel's output driver into Hi-Z state
4	CH_R_HIZ	R/W	0	Force Channel R's output driver into Hi-Z state
				0: Normal State
				1: Change R channel's output driver into Hi-Z state
3	MUTE_L	R/W	0	MUTE L Channel
				0: Normal
				1: Mute L Channel
2	MUTE_R	R/W	0	MUTE R Channel
				0: Normal
				1: Mute R Channel
1-0	CTRL_STATE	R/W	00	00: Digital Off
				01: Analog off
				10: Driver Off (Hiz)
				11: Play

# 12.1.5 Register 5 PROCESSING\_CTRL1 (Offset=5h) [Reset=0x12]

7	6	5	4	3	2	1	0
AGL_B	P DRB_BP	RESERVED		POST_EQ_BP	RESERVED	SUB_CH_BP	PROCESSING_BP
R/W	R/W	R		R/W	R	R/W	R/W

Bit	Field	Туре	Reset	Description
7	AGL_BP	R/W	0	0: Enable AGL
				1: Bypass AGL
6	DRB_BP	R/W	0	0: Enable DRB
				1: Bypass DRB
5-4	RESERVED	R	0	This bit is reserved

Bit	Field	Туре	Reset	Description
3	POST_EQ_BP	R/W	0	0: Enable Post-EQ
				1: Bypass Post-EQ
2	RESREVED	R	0	This bit is reserved
1	SUB_CH_BP	R/W	1	0: Enable Sub Channel Processing
				1: Bypass Sub Channel Processing
0	PROCESSING_BP	R/W	0	0: Enable audio effect tuning
				1: Bypass all audio effect tuning

# 12.1.6 Register 6 PROCESSING\_CTRL2 (Offset=6h) [Reset=0xF0]

7	6	5 4		3	2	1	0
RESERVED		POWER_SAVE_DOWN	PLL_CLK	_DIV	REAL_96KHZ		
R			R/W	R/W	I	R/W	

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	1111	These bits are reserved
3	POWER_SAVE_DOWN	R/W	0	O: when have clock fault, device will not shut down analog and digital, only shut down driver  1: when have clock fault, device will shut down analog and digital and driver
2-1	PLL_CLK_DIV	R/W	0	00: high PLL frequency 01: middle PLL frequency 10: low PLL frequency 11: low PLL frequency
0	REAL_96KHZ	R/W	0	0: 48kHz internal processing 1: 96kHz internal processing

# 12.1.7 Register 7 I2S\_DATA\_FORMAT1 (Offset=7h) [Reset=0x02]

7	6	5	4	3	2	1	0	
44K_INPUT	44K_EN	I2S_DATA_	I2S_DATA_FORMATI		I2S_FSYNC_PULSE		I2S_WORD_LENGTH	
R/W	R/W	R/W		R/W		R/	W	

Bit	Field	Туре	Reset	Description
7	44K_INPUT	R/W	0	0: 48K/96K/192K input
				1: 44.1K/88.2K/176.4K input
6	44K_EN	R/W	0	0: disable 44k input
				1: enable 44k input
5-4	I2S_DATA_FORMAT	R/W	00	00:12S
				01: TDM/DSP
				10: RTJ
				11: LTJ

Bit	Field	Туре	Reset	Description
3-2	I2S_FSYNC_PULSE	R/W	00	01: FSYNC pulse <8 BCLK. If the high width of LRCLK/FSYNC in TDM/DSP mode is less than 8 cycles of BCLK, these two bits need
				set to 01.
				Others: These bits are reserved
1-0	I2S_WORD_LENGTH	R/W	10	12S Word length. These bits control both input and output audio
				interface sample word lengths for DAC operation.
				00: 16 bits
				01: 20 bits
				10: 24 bits
				11: 32 bits

# 12.1.8 Register 8 I2S\_DATA\_FORMAT2 (Offset=8h) [Reset=0x00]

7	6	5	4	3	2	1	0
	I2S_LEFT_BITS_SHIFT						
	R/W						

Bit	Field	Туре	Reset	Description
7-0	I2S_LEFT_BIT_SHIFT	R/W	00000000	Control the offset of Left Channel audio data in the audio frame for
				both input and output. The offset is defined as the number of BLCK
				from the starting (MSB) of audio frame to the starting of the desired
				audio sample.
				00000000: offset = 0 BCLK (no offset)
				0000001: offset = 1 BCLK
				11111111: offset = 256 BCLK

# 12.1.9 Register 9 I2S\_DATA\_FORMAT3 (Offset=9h) [Reset=0x00]

7	6	5 4		3	2	1	0
	RESERVED						
	R						

Bit	Field	Туре	Reset	Description
7-0	RESERVED	R	00000000	These bits are reseved.

# 12.1.10 Register 10 GPIO1\_CTRL (Offset=0Ah) [Reset=0x29]

www.acme-semi.com

7	6	5	4	3	2	1	0
RESE	RVED	GPIO1_OE		(	SPIO1_FUNC_SE	L	
F	?	R/W			R/W		

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	00	These bits are reserved
5	GPIO1_OE	R/W	1	0: GPIO1 is input
				1: GPIO1 is output
4-0	GPIO1_FUNC_SEL	R/W	01001	DEFAULT is SDOUT
				0000: off(low)
				0001: digital off
				0010: analog off
				0011: driver off
				0100: mute right
				0101: mute left
				0110: clock invalid flag(clock error or clock missing)
				0111: pll lock flag
				1000: GPIO1 as WARNZ output
				1001: serial audio interface data output(SDOUT)
				1011: GPIO1 as FAULTZ output
				1100: resetz

# 12.1.11 Register 11 GPIO2\_CTRL (Offset=0Bh) [Reset=0x2B]

7	6	5	4	3	2	1	0
RESE	RVED	GPIO2_OE		(	GPIO1_FUNC_SE	L	
F	₹	R/W			R/W		

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	00	These bits are reserved
5	GPIO2_OE	R/W	1	0: GPIO2 is input
				1: GPIO2 is output
4-0	GPIO2_FUNC_SEL	R/W	01011	DEFAULT is FAULT pin
				0000: off(low)
				0001: digital off
				0010: analog off
				0011: driver off
				0100: mute right
				0101: mute left
				0110: clock invalid flag(clock error or clock missing)
				0111: pll lock flag

Bit	Field	Туре	Reset	Description
				1000: gpio1 as WARNZ output
				1001: serial audio interface data output(SDOUT)
				1011: GPIO2 as FAULTZ output
				1100: resetz

# 12.1.12 Register 12 GPIO1\_FAULT\_SEL (Offset=0Ch) [Reset=0xFF]

7	6	5	4	3	2	1	0
CLIP	OTW	OTSD	CLK_FAULT	PVDD_UV	PVDD_OV	DC	ОС
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Field	Туре	Reset	Description
7	CLIP	R/W	1	0: Mask; 1: Report
6	OTW	R/W	1	0: Mask; 1: Report
5	OTSD	R/W	1	0: Mask; 1: Report
4	CLK_FAULT	R/W	1	0: Mask; 1: Report
3	PVDD_UV	R/W	1	0: Mask; 1: Report
2	PVDD_OV	R/W	1	0: Mask; 1: Report
1	DC	R/W	1	0: Mask; 1: Report
0	ос	R/W	1	0: Mask; 1: Report

# 12.1.13 Register 13 GPIO2\_FAULT\_SEL (Offset=0Dh) [Reset=0xFF]

7	6	5	4	3	2	1	0
CLIP	OTW	OTSD	CLK_FAULT	PVDD_UV	PVDD_OV	DC	ОС
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Field	Туре	Reset	Description
7	CLIP	R/W	1	0: Mask; 1: Report
6	OTW	R/W	1	0: Mask; 1: Report
5	OTSD	R/W	1	0: Mask; 1: Report
4	CLK_FAULT	R/W	1	0: Mask; 1: Report
3	PVDD_UV	R/W	1	0: Mask; 1: Report
2	PVDD_OV	R/W	1	0: Mask; 1: Report
1	DC	R/W	1	0: Mask; 1: Report
0	ос	R/W	1	0: Mask; 1: Report

# 12.1.14 Register 14 SS\_CTRL (Offset=0Eh) [Reset=0x00]

7	6	5	4	3	2	1	0
		RESERVED					TRI_EN
		R/W	R/W				

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R	00000	These bits are reserved
1	RDM_EN	R/W	0	0: Random SS disable
				1: Random SS enable
0	TRI_EN	R/W	0	0: Triangle SS disable
				1: Triangle SS enable

# 12.1.15 Register 15 VOLUME\_CTRL\_L (Offset=0Fh) [Reset=0xD0]

7	6	6 5		3	2	1	0
	VOL_L						
	R/W						

Bit	Field	Туре	Reset	Description
7-0	VOL_L	R/W	11010000	Volume control for left channel.
				00000000: -104dB
				11010000: 0dB
				11010001: 0.5dB
				11111111: 24dB

## 12.1.16 Register 16 VOLUME\_CTRL\_R (Offset=10h) [Reset=0xD0]

7	6 5 4		4	3	2	1	0
	VOL_R						
R/W							

Bit	Field	Туре	Reset	Description
7-0	VOL_R	R/W	11010000	Volume control for right channel.
				00000000: -104dB
				11010000: 0dB
				11010001: 0.5dB
				11111111: 24dB

# 12.1.17 Register 17 MISC\_CTRL (Offset=11h) [Reset=0x03]

7	6	5	4	3	2	1	0
RESERVED					OTSD_AUTO_REC	GPIO2_FAULT_LATCH	GPIO1_FAULT_LATCH
R					R/W	R/W	R/W

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R	0000	
2	OTSD_AUTO_REC	R/W	0	0: OT auto-recovery disable
				1: OT auto-recovery enable
1	GPIO2_FAULT_LATCH	R/W	1	0: GPIO2 report fault not latched
				1: GPIO2 report fault latched
0	GPIO1_FAULT_LATCH	R/W	1	0: GPIO1 report fault not latched
				1: GPIO1 report fault latched

# 12.1.18 Register 18 I2S\_CLK\_FORMAT\_RPT1 (Offset=12h) [Reset=0x00]

7	6	5	4	3	2	1	0	
RESE	RVED	BCLK_RATIO_HIGH		FS_DET				
F	₹	R			í	R		

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	00	These bits are reserved
5-4	BCLK_RATIO_HIGH	R	00	These bits indicate the BCLK ratio, the number of BCLK in one audio
				frame. BCLK=32FS-512FS
				MSB Bit [9-8].
3-0	FS_DET	R	0000	These bits indicate the currently detected audio sample rate.
				0110: 32KHZ
				1000: 44.1KHZ
				1001: 48KHZ
				1010: 88.2KHZ
				1011: 96KHZ
				1100: 176.4KHZ
				1101: 192KHZ

# 12.1.19 Register 19 I2S\_CLK\_FORMAT\_RPT2 (Offset=13h) [Reset=0x00]

7	6	5	4	3	2	1	0
			BCLK_	RATIO			
	R						

Bit	Field	Туре	Reset	Description
7-0	BCLK_RATIO	R	00000000	These bits indicate the BCLK ratio, the number of BCLK in one audio
				frame.
				00000000:
				00000001:
				11111111:

## 12.1.20 Register 20 DIEID\_RPT (Offset=15h) [Reset=0x00]

7	6	5	4	3	2	1	0
	DIEID_RPT						
	R						

Bit	Field	Туре	Reset	Description
7-0	DIE_ID	R	00000000	DIE ID

# 12.1.21 Register 21 STATE\_RPT (Offset=16h) [Reset=0x00]

7	6	5	4	3	2	1	0	
	RESERVED						STATE_RPT	
			R					

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R	000000	These bits are reserved
1-0	STATE_RPT	R	00	00: Digital Off
				01: Analog Off
				10: Driver Off (Hiz)
				11: Play

# 12.1.22 Register 22 FAULT\_RPT1(Offset=17h) [Reset=0x00]

7	6	5	4	3	2	1	0
RESERVED	OTSD	PVDD_OV	PVDD_UV	CH2_DC	CH1_DC	CH2_OC	CH1_OC
R	R	R	R	R	R	R	R

Bit	Field	Туре	Reset	Description
7	RESERVED	R	0	This bit is reserved
6	OTSD	R	0	0: Normal
				1: Over temperature shutdown fault report
5	PVDD_OV	R	0	0: Normal
				1: PVDD over-voltage fault report
4	PVDD_UV	R	0	0: Normal
				1: PVDD under-voltage fault report
3	CH2_DC	R	0	0: Normal
				1: CH2 speaker DC fault report
2	CH1_DC	R	0	0: Normal
				1: CH1 speaker DC fault report
1	CH2_OC	R	0	0: Normal
				1: CH2 over-current fault report
0	CH1_OC	R	0	0: Normal
				1: CH1 over-current fault report

# 12.1.23 Register 23 FAULT\_RPT2(Offset=18h) [Reset=0x00]

7	6	5	4	3	2	1	0
RESERVED					CLK_FAULT	RES	ERVED
R							R


Bit	Field	Туре	Reset	Description
7-3	RESERVED	R	00000	This bit is reserved
2	CLK_FAULT	R	0	0: Normal
				1: Clock fault report
1-0	RESERVED	R	0	This bit is reserved

## 12.1.24 Register 24 FAULT\_RPT3(Offset=19h) [Reset=0x00]

7	6	5	4	3	2	1	0
	RESERVED					CH1_CLIP	OTW
		R	R	R	R		

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R	00000	This bit is reserved
2	CH2_CLIP	R	0	0: Normal
				1: Channel 2 clipping
1	CH1_CLIP	R	0	0: Normal
				1: Channel 1 clipping
0	отw	R	0	0: Normal
				1: Over temperature warning

## 12.1.25 Register 25 XOR\_CHECKSUM(Offset=7Eh) [Reset=0x00]



Bit	Field	Туре	Reset	Description
7-0	XOR_CHECKSUM	R	0	XOR checksum result

## 12.1.26 Register 26 CRC\_CHECKSUM(Offset=7Fh) [Reset=0x00]

7	6	5 4		3	2	1	0		
CRC_CHECKSUM									
R									

Bit	Field	Туре	Reset	Description
7-0	CRC_CHECKSUM	R	0	CRC checksum result

### 14. Package Dimensions

Orderable Device	Package Type	MPQ	моо	Eco Plan	MSL Level	Device Marking
ACM8685	TSSOP28	3000	3000	RoHS Compliant	MSL3	ACM8685
	Tape and Reel			Lead-Free Finish		

