



Proiect CID 2022-2023

Student: Roșca David-Sorin


Grupa: E.2121

Semigrupa: 2.

Alocare Proiect: 23-G-III

Data: 17.12.2022


23-G-III-Bistabil JK




G.	r	clk	Action
	0	x	Reset
	1	Ł	Q+= JK
	otherwise		Wait

III. MUX 4:1 și porți logice

✓ Pasul 1: Am rezolvat pe foaie tema de proiect, mam folosit de schema de tranziție si de mux 4:1, porți logice.



✓ Pasul 2: Cu ajutorul tabelului de adevăr de mai sus am implementat un automat compus din: trei bistabile JK și trei multiplexoare 4:1. Deoarece bistabilul JK este foarte mic, nu am obținut nicio poartă logică. Totodată, putem observa, că primul multiplexor 4:1 se poate scrie mai simplu: qnegat=J2=K2.



✓ Pasul 3: După ce am rezolvat pe foaie cerința de proiect am trecut să implementez în progamul vivado bistabilul JK. Aici am folosit tabelul dat, observăm că bistabilul este pe un front descendent(falling_edge), iar resetul este activ pe zero în tabelul dat.

```
roject Summary X AutomatJK.vhd X JK.vhd X mux41.vhd X JKTestbench.vhd X Simu
):/Anul II/Sem I/CID/DRoscaProiect/DRoscaProiect.srcs/sources_1/new/JK.vhd
Q 🔛 ← → X 🛅 🛅 🗙 // 頭 ♀
Port ( CK : in STD LOGIC;
6
           R : in STD LOGIC;
            J : in STD LOGIC;
            K : in STD LOGIC;
            Q : out STD LOGIC;
             Qn : out STD LOGIC);
2
3 - architecture Behavioral of JK is
signal input : std logic vector(1 downto 0);
   signal stare : std logic;
6 begin
7 input <= JsK;
8 □ process(CK,R)
9 begin
1 else
2 = if falling edge(CK) then case input is when "00" => stare <= stare;</p>
                                       when "01" => stare <='0';
4
                                        when "10" => stare <='1';
                                        when "11" => stare <= not stare;
                                        when others => stare <= 'X';
                                        end case;
                                     end if;
9 🖨
                                 end if;
0
                                end process;
      Q <= stare;
    Qn <= not stare;
3  end Behavioral;
```

✓ Pasul 6: Am implementat codul pentru MUX 4:1.

:/Anul II/Sem I/CID/DRoscaProiect/DRoscaProiect.srcs/sources_1/new/mux41.vhd Q | 💾 | ← | → | 🐰 | 🛅 | 🛅 | 🗶 | // | 頭 | ♀ | 2 | library IEEE; 3 use IEEE.STD LOGIC 1164.ALL; 5 -- Uncomment the following library declaration if using 6 : -- arithmetic functions with Signed or Unsigned values 7 : --use IEEE.NUMERIC STD.ALL; 8 9 : -- Uncomment the following library declaration if instantiating 0 -- any Xilinx leaf cells in this code. 1 : --library UNISIM; 2 -- use UNISIM. VComponents.all; 3 4 □ entity mux41 is 5 Port (IO : in STD_LOGIC; 6 ; Il : in STD LOGIC; I2 : in STD LOGIC; 7 : 8 ! I3 : in STD LOGIC; 9 : A0 : in STD LOGIC; 0 ! Al : in STD LOGIC; Y : out STD LOGIC); 2 end mux41; 3 : 4 - architecture Behavioral of mux41 is signal a : std logic vector(1 downto 0); 6 begin 7 ' a <= Al & AO; with a select 9 Y <= I0 when "00", I1 when "01", I2 when "10", I3 when "11", I0 when others; end Behavioral;

✓ Pasul 7: Am construit automatul JK cu cele 3 multiplexoare așa cum reiese din schema făcută mai sus pe hârtie.

```
roject Summary
                × AutomatJK.vhd
                                × JK.vhd × mux41.vhd
                                                           x JKTestbench.vhd
                                                                               × Simulare_DRosca
):/Anul II/Sem I/CID/DRoscaProiect/DRoscaProiect.srcs/sources_1/new/AutomatJK.vhd
Q 🔛 🛧 🥕 🐰 🛅 🛅 🗙 🖊 🖩 🗘
1 --library UNISIM;
4 \buildrel  entity AutomatJK is
5 Port ( R: in std logic;
           CLK: in std logic;
           Q: out std logic vector(2 downto 0 ));
8 \(\hatcharpoonup \) end AutomatJK;
0 🖯 architecture Behavioral of AutomatJK is
1 - component mux41 is
2
       Port ( IO : in STD LOGIC;
               Il : in STD LOGIC;
3
               12 : in STD LOGIC;
4
5
               I3 : in STD LOGIC;
6
              A0 : in STD LOGIC;
7
              Al : in STD LOGIC;
8
              Y : out STD LOGIC);
9 \(\hat{\to}\) end component mux41;
0 
component JK is
1
       Port ( CK : in STD_LOGIC;
2
               R : in STD_LOGIC;
               J : in STD_LOGIC;
3
              K : in STD LOGIC;
4
5
               Q : out STD LOGIC;
6
               Qn : out STD LOGIC);
7 \(\hat{\to}\) end component JK;
   signal net: std logic vector(2 downto 0);
   signal Qint: std_logic_vector(2 downto 0);
9
0 ;
   signal Q0_neg, Q1_neg, Q2_neg: std logic;
1 begin
```


```
U1: JK port map ( CK => CLK, R => R, J => net(0), K=> net(0), Q => Qint(0), Qn => Q0_neg);
U2: JK port map ( CK => CLK, R => R, J => net(1), K=> net(1), Q => Qint(1), Qn => Q1_neg);
U3: JK port map ( CK => CLK, R => R, J => net(2), K=> net(2), Q => Qint(2), Qn => Q2_neg);
Q0_neg <= not Qint(0);
Q1_neg <= not Qint(1);
Q2_neg <= not Qint(2);
U4: mux4l port map ( I0 => Qint(0), I1 => Q0_neg, I2 => Qint(0), I3 => '1', A1 => Qint(2), A0 => Qint(1), Y => net(0));
U5: mux4l port map ( I0 => '0', I1 => '1', I2 => '1', I3 => '0', A1 => Qint(2), A0 => Qint(1), Y => net(1));
U6:mux4l port map ( I0 => Q0_neg, I1 => Q0_neg, I2 => Q0_neg, I3 => Q0_neg, A1 => Qint(2), A0 => Qint(1), Y => net(2));
Q<= Qint;
end Behavioral;</pre>
```

✓ Pasul 8: Am făcut o simulare de test pentru MUX 4:1.

Cod Simulare Test MUX:


```
64 □ generate_in0: process
65 | begin
66 :
     in0 <= '0'; wait for 4 ns;
     in0 <= '1'; wait for 4 ns;
68 ← end process;
69
70 generate_inl: process
71
    begin
72 :
    inl <= '0'; wait for 3 ns;
73 !
     inl <= 'l'; wait for 3 ns;
74 \(\hat{\text{-}}\) end process;
75 - generate in2: process
76 begin
77 in2 <= '0'; wait for 2 ns;
78 :
    in2 <= '1'; wait for 2 ns;
80 - generate in3: process
81 begin
82 ! in3 <= '0'; wait for 1 ns;
    in3 <= '1'; wait for 1 ns;
84 \(\hat{\text{-}}\) end process;
85 @ end Behavioral;
86
```

Simulare Test MUX 4:1




✓ Pasul 9: Am făcut o simulare de test pentru codul JK.

Cod Simulare test JK:




```
63 🖯
        generate clk: process
64 | begin
65 : clk<='0'; wait for 1 ns;
66 | clk<='1'; wait for 1 ns;
67 @ end process;
68
69 generate rst: process
70 begin
71 : rst<='0'; wait for 1 ns;
72 | rst<='1'; wait;
73 end process;
74
75 generate_j: process
76 ; begin
77 ; j<='0'; wait for 4 ns;
78 ; j<='1'; wait for 4 ns;
79 end process;
80
81 	☐ generate_k: process
82 begin
83 | k<='0'; wait for 2 ns;
84 k <='1'; wait for 2 ns;
85 @ end process;
86
87
88 @ end Behavioral;
```

Simulare test JK:



✓ Pasul 10: Am făcut simularea mare pentru automatul JK(cel din desenul de pe hârtie).

Cod Simulare automat mare:



Simulare automat:

