
17 July 2025 08:10

## Single port RAM

So here we can perform

- 1R 1W
- 1R & 1W at the same time

This is a module for 64\*8bit reg which is a 64 bytes memory can be expanded since I have written a parameterized code



In the TB we have set a program to write at 7 locations and than we read those 7 locations to check the performance here is the results


## TCL console

```
| W_A=0 | Data=00000000 | W_A=10 | Data=00000000 | W_A=10 | Data=000001010 | W_A=20 | Data=00011100 | W_A=30 | Data=00011110 | W_A=30 | Data=00111101 | W_A=40 | Data=00111100 | W_A=60 | Data=00111100 | R_A=60 | Data=00111100 | R_A=60 | Data=00111100 | R_A=60 | Data=00111100 | R_A=60 | Data=0011110 | R_A=60 | Data=0011100 | R_A=60 | Data=001
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ign snapshot 'Single_Port_RAM_Tb_behav' loaded.
for 1000ns
```

In the first part of loop the 7 locations are written by the loops, Q remains at 8'b00(initialised at that value) and rest of values change also the value of W=1 for this time duration



Finally W=0 to perform Read operation in the second half




code is also attached and updated in github repo

## **Dual port ram**

Here the operations which can be performed are,

- 2W & 2R(IN pos) where previous value is fetched out to reg.
- // This feature is used in neural network as previous layer values are needed in new layer
   W & 1R optimal config where we can read data from port A while we write data from B, This is the case for which we will design TB



Dual port ram fully parameterized

## TB design.

Write data using port\_A from [0:30] with a step of 3, all odd location

# run 1000ns

- Fork join to have 2 parallel loops to demonstrate port A Write and port R Read in 1 clk cycle Read from port\_B all [0:30] with a step of 1, all location in that region
  - Write to RAM |At time t=3000 |addr A= 0 | data A=00000010 Write to RAM |At time t=5000 |addr\_A= 3 | Write to RAM |At time t=7000 |addr\_A= 6 | data\_A=00000101 data\_A=00001000 Write to RAM |At time t=9000 |addr A=9 | data A=00001011 Write to RAM |At time t=11000 |addr A=12 | data A=000010110 Write to RAM |At time t=13000 |addr A=18 | data A=00010010 Write to RAM |At time t=15000 |addr A=18 | data A=00010010 Write to RAM |At time t=15000 | addr\_A=18 | Gata\_A=00010110 Write to RAM |At time t=17000 | addr\_A=21 | data\_A=00010110 Write to RAM |At time t=15000 | addr\_A=24 | data\_A=00011010 Write to RAM |At time t=21000 | addr\_A=30 | data\_A=00011010 Write to RAM |At time t=23000 | addr\_A=30 | data\_A=00110000
  - Write to RAM |At time t=23000 | addr\_A=30 | data\_A=00100000 |
    Write function over, R/W starts from here t=23000 |/we should encounter don't care at prime number memory location |
    Read from RAM | t=45000 | addr\_B=10 | q\_B=00001101 |
    Write to RAM |At time t=45000 | addr\_A=20 | data\_A=00010111 |
    Write to RAM |At time t=47000 | addr\_A=22 | data\_A=00011011 |
    Read from RAM | t=47000 | addr\_B=11 | q\_B=xxxxxxxx |
    Read from RAM | t=49000 | addr\_B=12 | q\_B=00001111 |
    Write to RAM |At time t=47000 | addr\_B=12 | d\_B=000011011 |
    Write to RAM | t=48000 | addr\_B=12 | d\_B=000011011 |
    Write to RAM | t=18000 | addr\_B=12 | d\_B=000011011 |
    Write to RAM | t=18000 | addr\_B=12 | d\_B=000011011 |
    Write to RAM | t=1800011011 | Read from RAM | t-47000 | addig\_B=11 | q\_B=xxxxxxxxx |
    Read from RAM | t-49000 | addig\_B=12 | q\_B=00001111 |
    Write to RAM | At time t=49000 | addig\_B=12 | q\_B=00001101 |
    Write to RAM | At time t=49000 | addig\_B=13 | q\_B=xxxxxxxx |
    Read from RAM | t=55000 | addig\_B=13 | q\_B=00010001 |
    Write to RAM | At time t=55000 | addig\_B=13 | q\_B=00010001 |
    Write to RAM | At time t=55000 | addig\_B=13 | q\_B=00010001 |
    Read from RAM | t=55000 | addig\_B=15 | q\_B=00010001 |
    Read from RAM | t=55000 | addig\_B=16 | q\_B=0001001 |
    Read from RAM | t=55000 | addig\_B=16 | q\_B=0001001 |
    Read from RAM | t=55000 | addig\_B=17 | q\_B=xxxxxxxxx |
    Read from RAM | t=6000 | addig\_B=19 | q\_B=0001001 |
    Read from RAM | t=6000 | addig\_B=19 | q\_B=0001001 |
    Read from RAM | t=65000 | addig\_B=19 | q\_B=0001001 |
    Read from RAM | t=65000 | addig\_B=19 | q\_B=0001001 |
    Read from RAM | t=6000 | addig\_B=20 | q\_B=0001001 |
    Read from RAM | t=7000 | addig\_B=21 | q\_B=0001001 |
    Read from RAM | t=7000 | addig\_B=21 | q\_B=0001101 |
    Read from RAM | t=75000 | addig\_B=25 | q\_B=xxxxxxxxx |
    Read from RAM | t=75000 | addig\_B=25 | q\_B=xxxxxxxxx |
    Read from RAM | t=75000 | addig\_B=26 | q\_B=0001101 |
    Read from RAM | t=75000 | addig\_B=26 | q\_B=0001101 |
    Read from RAM | t=75000 | addig\_B=26 | q\_B=0001101 |
    Read from RAM | t=75000 | addig\_B=26 | q\_B=0001101 |
    Read from RAM | t=75000 | addig\_B=26 | q\_B=00011101 |
    Read from RAM | t=75000 | addig\_B=26 | q\_B=00011101 |
    Read from RAM | t=75000 | addig\_B=26 | q\_B=00011101 |
    Read from RAM | t=75000 | addig\_B=27 | q\_B=00011101 |
    Read from RAM | t=75000 | addig\_B=28 | q\_B=00011101 |
    Read from RAM | t=75000 | addig\_B=27 | q\_B=00011101 |
    Read from RAM | t=75000 | addig\_B=27 | q\_B=00011101 |
    Read from RAM | t=75000 | addig\_B=28 | q\_B=00011101 |
    Read from RAM | t=75000 | addig\_B=27 | q\_B=00011101 |
    Read from RAM | t=75000 | addig\_B=27 | q\_B=00011101 |
    Read from RAM | t=75000 | addig\_B=27 | q\_B=00011101 |
    Read from RAM | t=75000 | addig\_B=20 | q\_B=00011101 |
    Read from RAM | t=75000 | addig\_B=20 | q\_B=00011101 |
    READ | RAM | t=75000 | addig\_B=20

