


## Single port RAM

So here we can perform

- 1R
- 1W
- 1R & 1W at the same time

This is a module for 64\*8bit reg which is a 64 bytes memory can be expanded since I have written a parameterized code




In the TB we have set a program to write at 7 locations and then we read those 7 locations to check the performance here is the results

TCL console

```
# run 1000ns
Write | t=13000 | W_A=0 | Data=00000000
Write | t=15000 | W_A=10 | Data=00001010
Write | t=17000 | W_A=20 | Data=00010100
Write | t=19000 | W_A=30 | Data=00011110
Write | t=21000 | W_A=40 | Data=00101000
Write | t=23000 | W_A=50 | Data=00110010
Write | t=25000 | W_A=60 | Data=00111100
Read | t=37000 | R_A=0 | Q=00000000
Read | t=39000 | R_A=10 | Q=00001010
Read | t=41000 | R_A=20 | Q=00010100
Read | t=43000 | R_A=30 | Q=00011110
Read | t=45000 | R_A=40 | Q=00101000
Read | t=47000 | R_A=50 | Q=00110010
Read | t=49000 | R_A=60 | Q=00111100
INFO: (USF-XSim-94) XSim completed. Design snapshot 'Single_Port_RAM_Tb_behav' loaded.
INFO: (USF-XSim-97) XSim simulation ran for 1000ns
```

In the first part of loop the 7 locations are written by the loops, Q remains at 8'b00(initialised at that value) and rest of values change also the value of W=1 for this time duration



Finally W=0 to perform Read operation in the second half



```
module Single_Port_RAM(data, read_addr, write_addr, w, clk, q);
    parameter DATA_WIDTH = 7;
    parameter ADDR_WIDTH = 5;
    parameter RAM_LOC = 63;
    input [DATA_WIDTH-1:0] data;
    input [ADDR_WIDTH-1:0] read_addr, write_addr;
    input w, clk;
    output reg [7:0] q;

    reg [DATA_WIDTH-1:0] RAM [RAM_LOC-1:0]; // 64 locations


    always @(posedge clk) begin
        if (w)
            RAM[write_addr] <= data; // Write
        q <= RAM[read_addr]; // Read
    end
endmodule
```

code is also attached and updated in github repo

## Dual port ram

Here the operations which can be performed are,

- 2W & 2R(IN\_pos) where previous value is fetched out to reg.
  - //this feature is used in neural network as previous layer values are needed in new layer
- 1W & 1R optimal config where we can read data from port A while we write data from B, This is the case for which we will design TB



Dual port ram fully parameterized

TB design,

- Write data using port\_A from [0:30] with a step of 3, all odd location
  - Read from port\_B all [0:30] with a step of 1, all location in that region
- Fork join to have 2 parallel loops to demonstrate port\_A Write and port\_R Read in 1 clk cycle
  - Read from port\_B all [0:30] with a step of 1, all location in that region
- Write from port\_A to write data to even port [0:30] with a step of 2, all even location

