
Verilog 2 - Design Examples



Verilog can be used at several levels

High-Level Behavioral



A common approach is to use C/C++ for initial behavioral modeling, and for building test rigs

Register Transfer Level



Gate Level

automatic tools to synthesize a low-level gate-level model

Writing synthesizable Verilog: Combinational logic

Use continuous assignments (assign)

```
assign C_in = B_out + 1;
```

Use always@(*) blocks with blocking assignments (=)

```
always @ (*)
begin
  out = 2'd0;
if (in1 == 1)
  out = 2'd1;
else if (in2 == 1)
  out = 2'd2;
```

end

always blocks allow more expressive control structures, though not all will synthesize

default

- Every variable should have a default value to avoid inadvertent introduction of latches
- Do not assign the same variable from more than one always block – ill defined semantics


Writing synthesizable Verilog: Sequential logic

- Use only positive-edge triggered flip-flops for state
- Do not assign the same variable from more than one always block – ill defined semantics
- Do not mix blocking and non-blocking assignments
- Only leaf modules should have functionality; use higher-level modules only for wiring together sub-modules

An example

```
wire A_in, B_in, C_in;
reg A_out, B_out, C_out;

always @ ( posedge clk )
begin
   A_out <= A_in;
   B_out <= A_out + 1;
   C_out <= B_out + 1;
end</pre>
```



The order of non-blocking assignments does not matter!


Why? Because they generate registers!

Another way

```
wire A_in, B_in, C_in;
reg A_out, B_out, C_out;

always @( posedge clk )
begin
    A_out <= A_in;
    B_out <= B_in;
    C_out <= C_in;
end

assign B_in = A_out + 1;
assign C_in = B_out + 1;</pre>
```



Same behavior; we've just generated the combinational logic separately.

An example: Some wrong solutions


```
wire A_in, B_in, C_in;
reg A_out, B_out, C_out;

always @( posedge clk )
begin
   A_out <= A_in;
   B_out <= B_in;
   C_out <= C_in;
assign B_in = A_out + 1;
assign C_in = B_out + 1;
end</pre>
Synta
```

Syntactically illegal

Another style – multiple always blocks

```
wire A in, B in, C in;
reg A out, B out, C out;
always @ ( posedge clk )
 A out <= A in;
assign B in = A out + 1;
always @ ( posedge clk )
  B out <= B in;
assign C in = B out + 1;
always @ ( posedge clk )
  C out <= C in;</pre>
```




Does it have the same functionality?

Yes. But why?

It generates the same underlying circuit.

Yet another style – blocking assignments

```
wire A in, B in, C in;
reg A out, B out, C out;
always @ ( posedge clk )
begin
  A out \neq A in;
  B out = B in;
  C \text{ out} = C \text{ in};
end
assign B in = A out + 1;
assign C in = B out + 1;
```



Will this synthesize?

→ Yes

Is it correct?

→ No; Do not use "blocking assignments" in @posedge clk blocks. It is forbidden in this class.

Courtesy of Arvind


L03-9

Verilog execution semantics


- -Confusing
- -Best solution is to write synthesizable verilog that corresponds exactly to logic you have already designed on paper, as described by the "verilog breakdown" slide.

Taylor's Simplified Verilog Semantics

If you treat verilog as a language for coding up hardware you have already designed on paper/whiteboard, you will not need to rely on this.




Taylor's Simplified Verilog Semantics



Clock Edge

Verilog Design Examples

- Greatest Common Divisor
- Unpipelined SMIPSv1 processor



GCD in C

```
int GCD( int inA, int inB)
    int done = 0;
    int A = inA;
    int B = inB;
    while (!done)
    { if ( A < B )
      \{ swap = A;
        A = B;
        B = swap;
       else if ( B != 0 )
         A = A - B;
       else
        done = 1;
    return A;
```

Such a GCD description can be easily written in Behavioral Verilog

It can be simulated but it will have nothing to do with hardware, i.e. it won't synthesize.


We don't spend much time on Behavioral Verilog because it is not a particularly good language and isn't useful for hardware synthesis.

GCD in C


What does the RTL implementation need?

```
int GCD( int inA, int inB)
   int done = 0;
                               State
    int A = inA;
    int B = inB;
    while (!done)
    { if ( A < B )
                                 Less-Than Comparator
      \{ swap = A;
        A = B;
        B = swap;
       else if ( B != 0 )
                                     - Equal Comparator
         A = A - B;
       else
                               -Subtractor
        done = 1;
    return A;
```


Step 1: Design an appropriate port interface



Step 2: Design a datapath which has the functional units



Step 3: Add the control unit to sequence the datapath Should be




Datapath module interface

```
module GCDdatapath# ( parameter W = 16 )
( input
              clk,
                                                    B = 0 A < B
                                         sel en sel en
  // Data signals
  input [W-1:0] operand A,
  input [W-1:0] operand B,
                                                   zero?
  output [W-1:0] result data,
  // Control signals (ctrl->dpath)
  input
                  A en,
  input
                  B en,
  input
            [1:0] A sel,
  input
                  B sel,
  // Control signals (dpath->ctrl)
  output
                  B zero,
  output
                  A 1t B
                         Courtesy of Arvind
                                                               L03-19
```

Connect the modules

Courtesy of Arvind

```
wire [W-1:0] B;
wire [W-1:0] sub out;
wire [W-1:0] A out;
vcMux3#(W) A mux
( .in0 (operand A),
  .in1 (B),
  .in2 (sub_out),
  .sel (A sel),
  .out (A out) );
wire [W-1:0] A;
vcEDFF pf# (W) A pf
( .clk (clk),
  .en_p (A_en),
  .d_p (A_out),
  .q_np (A) );
```




L03-20

Connect the datapath modules ...

```
wire [W-1:0] B;
                           wire [W-1:0] B out; Use structural
wire [W-1:0] sub out;
                                                   verilog
wire [W-1:0] A out;
                           vcMux2#(W) B mux
                                                  for datapath
                            ( .in0 (operand B),
                                                  registers.
vcMux3#(W) A mux
                              .in1 (A)
( .in0 (operand A),
                              .sel (B sel),
  .in1 (B),
                              .out (B out)
  .in2 (sub out),
                                                  Not quite right:
  .sel (A_sel),
                            vcEDFF pf#(W) B pf
                                                  Continuous assignmnt
  .out (A out)
                            (.clk (clk),
                                                  combinational
                                                  logic is fine for
                              .en_p (B_en),
                                                  datapath operators BUT
wire [W-1:0] A;
                              .d p (B out),
                                                  wrap them in a verilog
vcEDFF pf# (W) A pf
                              .q np (B)
                                               ); module and
( .clk (clk),
                                                  instantiate structurally!
  .en_p (A_en),
                            assign B zero = (B==0);
  .d_p (A_out),
                            assign A lt B = (A < B);
  .q_np (A)
                            assign sub out = A - B;
                            assign result data = A;
                         Courtesy of Arvind
                                                               L03-21
```

Control unit requires a state machine for valid/ready signals



Implementing the control logic FSM in Verilog

```
localparam WAIT = 2'd0;
                                     Localparams are not really
localparam CALC = 2'd1;
localparam DONE = 2'd2;
                                       parameters at all. They
                                        are scoped constants.
reg [1:0] state next;
wire [1:0] state;
                                     Not quite right:
vcRDFF pf# (2, WAIT
                                     For registers in
 state pf
             (clk),
  .clk
                                     control logic, use RTL: e.g.
  .reset p
             (reset)
             (state next),
                                     always @ (posedge clk)
             (state)
                                       if (reset)
                                         state <= WAIT;</pre>
                                       else
                                          state <= state next;</pre>
```

Courtesy of Arvind

L03-23


Output signals for control logic

```
reg [6:0] cs;
                           WAIT: begin
always @(*)
                                  A sel = A SEL IN;
begin
                                           = 1'b1;
                                  A en
 //Default control signals
                                  B sel = B SEL IN;
                                           = 1'b1;
 A sel = A SEL X;
                                  B en
 A en = 1'b0;
                                  input available = 1'b1;
 B sel = B SEL X;
                                 end
                           CALC: if ( A lt B )
 Ben = 1'b0;
  input available = 1'b0;
                                  A sel = A SEL B;
  result rdy = 1'b0
                                  A en = 1'b1;
  case ( state )
                                  B sel = B SEL A;
   WAIT:
                                  B en = 1'b1;
                                 else if ( !B zero )
   CALC:
                                  A sel = A SEL SUB;
                                  A en = 1'b1;
                                 end
   DONE:
                                 result rdy = 1'b1;
                           DONE:
 endcase
end
                     Courtesy of Arvind
                                                    L03-24
```


Next-state logic for Control Logic

```
reg [1:0] state;
                                      always @ (posedge clk)
always @(*)
                                         if (reset)
begin
                                             state <= WAIT;</pre>
  // Default is to stay in
                                         else
    the same state
                                             state <= state next;</pre>
  state next = state;
                                          reset
  case ( state )
                                                    WAIT
    WAIT:
      if (input available)
         state next = CALC;
                                                        input_availble
    CALC:
      if (B zero)
                                                    CALC
         state next = DONE;
    DONE :
       if ( result taken )
                                                           (B = 0)
         state next = WAIT;
  endcase
                                                    DONE
end
                                      result_taken
                          Courtesy of Arvind
                                                                L03-25
```

RTL test harness requires proper handling of the ready/valid signals




Correctness: Compare behavioral and RTL implementations



L03-27

Verilog Design Examples

- Greatest Common Divisor
- Unpipelined SMIPSv1 processor



SMIPS is a simple MIPS ISA which includes three variants

- SMIPSv1
 - 5 instructions
 - Lecture examples

31	26	25 2	1 :	20	16	15	11	10	6	5	0	
opcode		rs		rt		rd		shamt		func	t	R-type
opcode		rs		rt		immediate						I-type
ope	ode	target										J-type
		L	oad	and	Sto	re Ins						
100011		base		dest		signed offset						LW rt, offset(rs)
101011		base		dest	t	signed offset						SW rt, offset(rs)
		I-Ty	pe C	>omp	utat	tional	Instr	uction	ns			
001	001	src dest			signed immediate						ADDIU rt, rs, signed-im	
001010 src				dest	:	signed immediate						SLTI rt, rs, signed-imm.
001011 src				dest	t	signed immediate						SLTIU rt, rs, signed-imr
001	100	src		dest zero-ext. immediate					ANDI rt, rs, zero-ext-im			
001	101	src		dest	:		zero-ext. immediate					ORI rt, rs, zero-ext-imm
001	110	src	Т	dest	t		zero-ext. immediate			diate		XORI rt, rs, zero-ext-im
001	111 00000 dest zero-ext. imn				mme	diate		LUI rt, zero-ext-imm.				
				Comp	uta	tional	Inst	ructio	ns			
000	000	00000		src		de	st	sha	mt	00000	0	SLL rd, rt, shamt
000	000	00000		src		de	st	sha	mt	00001	0	SRL rd, rt, shamt
000	000	00000		src		de	st	sha	mt	00001	1	SRA rd, rt, shamt
000	000	rsham	t I	src		de	st	000	000	00010	0	SLLV rd, rt, rs
_						de	st	000	000	00011	0	SRLV rd, rt, rs
									ነባበ	00011	1	SRAV rd, rt, rs


SMIPSv1 ISA

Instruction	Semantics	Hardware Requirements
addiu rt, rs, imm	R[rt] := R[rs] + sext (imm)	Needs adder, sext, 1w1r rf port
bne rs, rt, offset	<pre>if (R[rs] != R[rt]) pc := pc + sext (offset) + 4</pre>	Needs adder, sext, comparator, 2r rf port
lw rt, offset(rs)	R[rt] := M[R[rs] + sext (offset)]	Needs adder, sext, memory read port, 1r1w rf port
sw rt, offset(rs)	M[R[rs] + sext(offset)] = R[rt]	Needs adder, sext, memory write port, 1r1w port


Courtesy of Arvind

L03-30

First step: Design a port interface



Identify memories, datapaths, and random logic



Step 1: Identify the memories


Step 2: Identify the datapaths

Step 3: Everything else is random logic

Courtesy of Arvind

L03-32

Identify the signals to interface with the controller



SMIPSv1 datapath

```
module smipsProcDpath pstr
                                   wire [31:0] branch targ;
( input clk, reset,
                                   wire [31:0] pc plus4;
// Memory ports
                                   wire [31:0] pc out;
 output [31:0] imemreq addr,
                                   vcMux2#(32) pc mux
 output [31:0] dmemreq addr,
                                   ( .in0 (pc plus4),
 output [31:0] dmemreq data,
                                     .in1 (branch targ),
 input [31:0] dmemresp data,
                                     .sel (pc sel),
// Controls signals (ctrl->dpath)
                                     .out (pc out) );
 input pc sel,
 input [ 4:0] rf raddr0,
                                   wire [31:0] pc;
 input [ 4:0] rf raddr1,
                                   vcRDFF pf#(32,32'h0001000) pc pf
 input rf wen,
                                    (.clk (clk),
 input [ 4:0] rf waddr,
                                     .reset p (reset),
 input op0 sel,
                                     .d p (pc out),
 input op1 sel,
                                     .q_np (pc) );
 input [15:0] inst imm,
 input wb sel,
                                   assign imemreq addr = pc;
// Control signals (dpath->ctrl)
                                   vcInc#(32,32'd4) pc inc4
 output branch cond eq,
                                    (.in (pc),
 output [7:0] tohost next );
                                     .out (pc plus4) );
                       Courtesy of Arvind
                                                            L03-34
```

Register file with 2 combinational read ports and 1 write port

```
module smipsProcDpathRegfile
( input
                clk,
  input [ 4:0] raddr0, // Read 0 address (combinational input)
 output [31:0] rdata0, // Read 0 data (combinational on raddr)
  input [ 4:0] raddr1, // Read 1 address (combinational input)
 output [31:0] rdata1, // Read 1 data (combinational on raddr)
  input
                wen p, // Write enable (sample on rising clk edge)
  input [ 4:0] waddr p, // Write address(sample on rising clk edge)
  input [31:0] wdata p // Write data (sample on rising clk edge));
  // We use an array of 32 bit register for the regfile itself
  reg [31:0] registers[31:0];
  // Combinational read ports
  assign rdata0 = ( raddr0 == 0 ) ? 32'b0 : registers[raddr0];
  assign rdata1 = ( raddr1 == 0 ) ? 32'b0 : registers[raddr1];
  // Write port is active only when wen is asserted
  always @ ( posedge clk )
    if ( wen p && (waddr p != 5'b0) )
      registers[waddr p] <= wdata p;</pre>
endmodule
                                                                 L03-35
                          Courtesy of Arvind
```

Verilog for SMIPSv1 control logic

```
define LW
             32 b100011 ?????? ?????? ?????? ??????
`define SW
             32 b101011 ?????? ?????? ?????? ??????
`define ADDIU 32'b001001 ????? ????? ????? ??????
             32 b000101 ?????? ?????? ????? ??????
`define BNE
localparam cs sz = 8;
                                  casez performs simple pattern
reg [cs sz-1:0] cs;
                                 matching and can be very useful
always @(*)
                                   when implementing decoders
begin
 cs = \{cs sz\{1'b0\}\};
 casez ( imemresp data )
                                 op1 mux wb mux
    //
                        op0 mux
                                                  rfile mreq
                                                                mreq
                                                                      tohost
                                 sel
                                          sel
                                                        r/w
                                                                val
                br type sel
                                                  wen
                                                                      en
    `ADDIU: cs ={br pc4, op0 sx,
                                 op1 rd0, wmx alu,
                                                  1'b1, mreq x, 1'b0, 1'b0};
         : cs = \{br neq, op0 sx2, op1 pc4, wmx x,
                                                  1'b0, mreq x, 1'b0, 1'b0};
    BNE
    `LW
         : cs = \{br pc4, op0 sx, op1 rd0, wmx mem,
                                                  1'b1, mreq r, 1'b1, 1'b0};
         : cs = \{br pc4, op0 sx, \}
                                 op1 rd0, wmx x,
                                                  1'b0, mreq w, 1'b1, 1'b0};
    MTC0 : cs = \{br pc4, op0 x,
                                                  1'b0, mreq x, 1'b0, 1'b1};
                                 op1 x,
                                         wmx x,
  endcase
end
                            Courtesy of Arvind
                                                                      L03-36
```

Verilog for SMIPSv1 control logic

```
// Set the control signals based on the decoder output
wire br type = cs[7];
assign pc sel = (br type == br pc4) ? 1'b0
                  : (br type == br neq ) ? ~branch cond eq
                                            1'bx;
assign op0 sel = cs[6];
assign op1_sel = cs[5];
assign wb sel = cs[4];
assign rf wen = (reset ? 1'b0 : cs[3]);
assign dmemreg rw = cs[2];
assign dmemreq val = ( reset ? 1'b0 : cs[1] );
wire tohost en = (reset ? 1'b0 : cs[0]);
// These control signals we can set directly from the
instruction bits
assign rf raddr0 = inst[25:21];
assign rf raddr1 = inst[20:16];
assign rf waddr = inst[20:16];
assign inst imm = inst[15:0];
// We are always making an imemreq
assign imemreq val = 1'b1;
                         Courtesy of Arvind
                                                              L03-37
```

Take away points

- Follow the simple guidelines to write synthesizable Verilog
- Parameterized models provide the foundation for reusable libraries of components
- Use explicit state to prevent unwanted state inference and to more directly represent the desired hardware
- Begin your RTL design by identifying the external interface and then move on to partition your design into the memories, datapaths, and control logic

Behavioral Verilog: For TestBenchs Only

- Characterized by heavy use of sequential blocking statements in large always blocks
- Many constructs are not synthesizable but can be useful for behavioral modeling and test benches
 - Data dependent for and while loops
 - Additional behavioral datatypes: integer, real
 - Magic initialization blocks: initial
 - Magic delay statements: #<delay>
 - Except for clk generation, use @(negedge clk);
 - System calls: \$display, \$assert, \$finish

System calls for test harnesses and simulation

```
reg [ 1023:0 ] exe filename;
initial
begin
  // This turns on VCD (plus) output
  $vcdpluson(0);
  // This gets the program to load into memory from the
  // command line
  if ( $value$plusargs( "exe=%s", exe filename ) )
    $readmemh( exe filename, mem.m );
  else
  begin
    $display( "ERROR: No executable specified!
                              (use +exe=<filename>)" );
    $finish;
  end
  // Stobe reset
  #0 reset = 1;
  #38 reset = 0;
end
                       Courtesy of Arvind
                                                           L03-40
```

Some dangers in writing behavioral models

```
module GCDTestHarness behav;
  reg [15:0] inA, inB;
  wire [15:0] out;
  GCD behav#(16) gcd_unit(.inA(inA), .inB(inB), .out(out));
  initial
  begin
    // 3 = GCD ( 27, 15 )
                                   without some delay
    inA = 27; inB = 15;
                                   out is bogus
    #10; ←
    if (out == 3)
      $\display(\"Test \qcd(27,15) \succeeded, [\%x==\%x]\", \out, 3);
    else
      $display("Test gcd(27,15) failed, [%x != %x]", out, 3);
    $finish;
    end
endmodule
                                                             L03-41
                         Courtesy of Arvind
```