
DIGITAL CIRCUITS –**EXAMPLES** (questions and solutions)

Dr. N. AYDIN

naydin@yildiz.edu.tr

Example 1.

Assume that the inverter in the network below has a propagation delay of 5 ns and the AND gate has a propagation delay of 10 ns. Draw a timing diagram for the network showing X, Y, and Z. Assume that X is initially 0, Y is initially 1, X becomes 1 for 80 ns, and then X is 0 again.




.....


Solution 1. You must remember to take into account delays. Steps for the solution:

- 1. Draw an empty timing diagram
- 2. Write related characteristic equation:


$$Z = XY = XZ'$$

- 3. Plot initial states for X and Y
- 4. Plot remaining diagram by considering appropriate delays






Example 2. A flip-flop can be constructed from two NAND gates connected as follows:



- (a) What restriction must be placed on S and R so that P always equal Q'?
- (b) Construct a next-state table and derive the characteristic (next-state) equation for the flip-flop.
- (c) Complete the following timing diagram for the flip-flop.



Solution 2.

(a) The inputs which must be restricted for this circuit can be determined by construction of a simple state table. From the table, Q=P=1 for S=R=0. Also by inspection, if S=R=0, regardless of any feedback Q=P=1. So for a proper flip-flop operation S=R=0 must not be allowed to occur for this circuit.

Q =	S'+P'	P :	= R'+Q'

S	R	Q	P
0	0	1	1
0	1	1	0
1	0	0	1
1	1	no change	no change

Alternatively, a full truth table can be constructed to see behaviour of the network. Input-output equations are:

$$Q = S' + P' \qquad \qquad P = R' + Q'$$

Inp	outs	Preser	nt state	Next s	state 1	Next s	state 2	Next s	state 3	Explanation
S	R	Q	P	Q_{+}	P_{+}	Q_{++}	P_{++}	Q_{+++}	P_{+++}	-
0	0	0	0	1	1	1	1	1	1	Stable
0	0	0	1	1	1	1	1	1	1	Stable
0	0	1	0	1	1	1	1	1	1	Stable
0	0	1	1	1	1	1	1	1	1	Stable
0	1	0	0	1	1	1	0	1	0	Stable
0	1	0	1	1	1	1	0	1	0	Stable
0	1	1	0	1	0	1	0	1	0	Stable
0	1	1	1	1	0	1	0	1	0	Stable
1	0	0	0	1	1	0	1	0	1	Stable
1	0	0	1	0	1	0	1	0	1	Stable
1	0	1	0	1	1	0	1	0	1	Stable
1	0	1	1	0	1	0	1	0	1	Stable
1	1	0	0	1	1	0	0	1	1	Oscillates
1	1	0	1	0	1	0	1	0	1	Stable
1	1	1	0	1	0	1	0	1	0	Stable
1	1	1	1	0	0	1	1	0	0	Oscillates

If we do not allow the R=S=0 state, then the flip flop cannot get into the Q=Q' state.

(b) The first step is to form a next-state table. This is basically a reduced version of the full truth table given in (a). The states (0 and 1), which are not allowed for this particular flip-flop, are treated as don't cares. The resultant function can then be minimised using Karnaugh map. Restricted case is treated as don't care.

	S	R	Q	Q_{+}
0	0	0	0	X
1	0	0	1	X
2	0	1	0	1
3	0	1	1	1
4	1	0	0	0
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1


$$Q_+ = S' + RQ$$

00	01	11	10	
Y	x	1	1	
Λ	Λ	1	1	
0	0	1	0	
	X	x x	x x 1	

(c) A δt time delay should be considered when constructing timing diagram. Although it is not required, drawing S', P', R', and Q' is helpful.

$$Q = S'+P'$$
 $P = R'+Q'$

$$Q_+ = S' + RQ$$



Example 3.

Design a 3 bit counter which counts in the sequence:

001, 011, 010, 110, 111, 101, <u>001</u>, ...

- (a) Use clocked D flip-flops
- (b) Use clocked T flip-flop
- (c) Use J-K flip-flop

Reminder: The following table summarizes state changes for D, T, and J-K flip-flops

	D flip-flop	Toggle Flip-flop	J	-K Fli	ip-flop		
$Q \rightarrow Q_{\scriptscriptstyle +}$	D	T	J	K	J	K	
$0 \rightarrow 0$	0	0	0	1 0	0	X	
$0 \rightarrow 1$	1	1	1 1	0	1	X	
$1 \rightarrow 0$	0	1	0	1 1	x	1	
$1 \rightarrow 1$	1	0	0	0	X	0	

.....

Solution 3.

Step1. Determine the number of flip-flop stages required. In this case it is 3.

Step2. Flip-flop outputs $Q_2Q_1Q_0$ are determined by the specifications. Present state and next state tables are constructed. The present state-next state table (quick and full) is shown below. Make sure that the counter counts in the following order:

$$> 001 \rightarrow 011 \rightarrow 010 \rightarrow 110 \rightarrow 111 \rightarrow 101 -$$

Quick table:

Prese	ent-sta	te	Next-state				
Q_2	Q_1	Q_0	Q_{2+}	Q_{1+}	Q_{0+}		
0	0	1	0	1	1		
0	1	1	0	1	0		
0	1	0	1	1	0		
1	1	0	1	1	1		
1	1	1	1	0	1		
1	0	1	0	0	1		

On Karnaugh map, put x for the states that does not exist in this table

le:


Prese	ent-sta	ate	Next	-state	
Q_2	\mathbf{Q}_1	Q_0	Q_{2+}	Q_{1+}	Q_{0+}
0	0	0	X	X	X
0	0	1	0	1	1
0	1	0	1	1	0
0	1	1	0	1	0
1	0	0	X	X	X
1	0	1	0	0	1
1	1	0	1	1	1
1	1	1	1	0	1


- Step 3. Find state transition relationships for each pair of present-state-next-state columns, using the state change table for the chosen flip-flop.
- Step 4. Use the complete present state as input to truth tables whose outputs are state transition values corresponding to each flip-flop input.
- Step 5. With map or Boolean algebra methods find expressions (excitation equations) for each flip-flop input from the truth tables of step 4.
- Step 6. Form system outputs from combinations of the flip-flop outputs.
- Step 7. Realize the excitation expressions as combinational logic drives for the flip-flop inputs.
- Step 8. You can check your design by constructing a timing diagram.

(a) Implementation using D flip-flop. (Since the quick table is used, do not forget to put x to the respective boxes in the Karnaugh map for missing states in the table)

Present-state			Next-	-state		Flip-flop input			
Q_2	Q_1	Q_0	Q_{2+}			D_2	D_1	D_0	
0	0	1	0	1	1	0	1	1	
0	1	1	0	1	0	0	1	0	
0	1	0	1	1	0	1	1	0	
1	1	0	1	1	1	1	1	1	
1	1	1	1	0	1	1	0	1	
1	0	1	0	0	1	0	0	1	

Construct related Karnaugh maps. Note that 'flip-flop input' columns are the same as the 'next-state' columns for D flip-flops. Therefore for the D flip-flop, input equations can be found directly from the next state table.






(b) Implementation using T flip-flop. The following table gives the states of the flip-flop inputs. (use the reminder if you don't remember the state changes).

Prese	ent-st	ate	Next	-state		Flip-flop input			
Q_2	\mathbf{Q}_1	Q_0	Q_{2+}	Q_{1+} Q_{0+}		T_2	T_1	T_0	
0	0	1	0	1	1	0	1	0	
0	1	1	0	1	0	0	0	1	
0	1	0	1	1	0	1	0	0	
1	1	0	1	1	1	0	0	1	
1	1	1	1	0	1	0	1	0	
1	0	1	0	0	1	1	0	0	

	T_2					T_1			T_0			
Q_1Q_0	00	01	11	10	00	01	11	10	00	01	11	10
Q_2												
0	X	0	0	1	X	1	0	0	X	0	1	0
1	X	1	0	0	X	0	1	0	X	0	0	1

$$T_2 \! = Q_2 \!\! ' \! Q_0 \!\! ' \! + \! Q_2 \! Q_1 \!\! ' \qquad T_1 \! = Q_2 \!\! ' \! Q_1 \!\! ' \! + Q_2 \! Q_1 \!\! Q_0 \qquad \qquad T_0 \! = Q_2 \!\! Q_0 \!\! ' \! + Q_2 \!\! ' \!\! Q_1 \!\! Q_0$$




(c) Implementation using J-K flip-flop. The following table gives the states of the flip-flop inputs.

Pres	sent-s	tate	Next	-state		Flip-flop inputs						
Q_2	Q_1	Q_0	Q_{2+}	Q_{1+}	Q_{0+}	J_2	K_2	J_1	K_1	J_0	K_0	
0	0	1	0	1	1	0	X	1	X	X	0	
0	1	1	0	1	0	0	X	X	0	X	1	
0	1	0	1	1	0	1	X	X	0	0	X	
1	1	0	1	1	1	X	0	X	0	1	X	
1	1	1	1	0	1	X	0	X	1	X	0	
1	0	1	0	0	1	X	1	0	X	X	0	


	J_2					J_1			J_0			
Q_1Q_0	00	01	11	10	00	01	11	10	00	01	11	10
Q_2												
0	X	0	0	1	X	1	X	X	X	X	X	0
1	X	X	X	X	X	0	X	X	X	X	X	1

		K_2				K_1			K_0			
Q_1Q_0	00	01	11	10	00	01	11	10	00	01	11	10
Q_2												
0	X	X	X	X	X	X	0	0	X	0	1	X
1	X	1	0	0	X	X	1	0	X	0	0	X

From the Karnaugh maps, and also by inspection:
$$J_2=Q_0{'},~K_2=Q_1{'}~;~J_1=Q_2{'}~,~K_1=Q_2Q_0~;~J_0=Q_2~,~K_0=Q_1Q_2{'}$$




You can verify operation of the circuits by constructing timing diagram.



Example 4.

An engine needs to go through four strokes, all of equal duration (see figure for state sequence). On the first stroke the inlet valve is open and the outlet is closed; on the second stroke the inlet is closed; on the third stroke a spark is delivered; and the forth stroke the outlet is open for the exhaust from the explosion to vent. Then the first stroke comes again and the cycle repeats. Design a controller for the system, with a clock for input and with three outputs: one to open the inlet, one to open the outlet, and one to ignite the spark. Assume that if the control to open a valve isn't asserted, the valve closes (spring-loaded valve). The frequency of the clock will determine the speed of engine.



State sequence of engine cycle for example 4

.....

Solution 4.

Step 1. Each of the four strokes is a different state. Since two flip-flop outputs can represent four states, two flip-flops are required to design a controller.

Step 2. Naturally, a positional binary code can be used to assign flip flop outputs (state variables) to the states:

	<u>B</u>	Α
<u>S</u> 1	0	0
<u>S</u> 2	0	1
S 3	1	0
S ₄	1	1

Such coding could work properly. However, we observe that the system has three outputs, and the proper functioning of the engine requires that outputs be asserted only during their intended states. We see that in the sequence 00 01 10 11, two flip-flop outputs try to change at once between second and third states and between last and first states. Because of unequal propagation delays in flip-flops, it is possible that two flip-flops will not change simultaneously and that a glitch will occur and will cause the system to function unexpectedly before it gets to the expected next state. Instead of positional binary code, two-bit Gray code can be used. In Gray code, numbers change only one bit at a time. Rearranged (according to the Gray code) state table for the system is:

	BA	INLET	OUTLET	SPARK
<u>S</u> 1	0 0	1	0	0
S_2	0 1	0	0	0
S 3	1 1	0	0	1
S ₄	1 0	0	1	0

Step 3. Form a present-state next-state table and determine input conditions for the flip-flops (we use J-K flip flop in this design).

Present-	-state	Next-	state	Flip-flop inputs					
В	A	B_{+}	A_{+}	J_{B}	K_{B}	J_A	K_A		
0	0	0	1	0	X	1	X		
0	1	1	1	1	X	X	0		
1	1	1	0	X	0	X	1		
1	0	0	0	X	1	0	X		


Step 4. Determine flip-flop inputs equations by constructing related Karnaugh maps or by inspection of the table constructed in step 3.

	J	$_{ m B}$	ŀ	ζ_{B}	\mathbf{J}_{A}	A	K_A		
A B	0	1	0	1	0	1	0	1	
0	0	1	X	X	1	X	X	0	
1	X	X	1	0	0	X	X	1	


$$J_B = A \; , \; \; K_B = A' \; ; \qquad \qquad J_A = B' \; , \; K_A = B$$

Step 5. The output combinational logic can be determined from the second table (rearranged for Gray code) given in step 2.

Step 6. Draw the circuit diagram



Step 7. As an extra exercise, you can repeat the design by using other flip-flop types (D, T, and S-R). You can also verify the circuit by constructing the timing diagram.



Example 5.


We wish to design a sequence detector circuit, which detects three or more consecutive 1's in a string of bits coming through an input line.

- (a) Find the state diagram.
- (b) Determine the type of the circuit (Moore or Mealy model).
- (c) Tabulate state (or transition) table of sequence detector.
- (d) Implement the circuit using D and J-K flip-flops.

.....

Solution 5.

(a) Starting with state S_0 , if incoming data is 0 the circuit stays in the same state. If input is 1 then the state goes to S_1 indicating that a 1 is detected. If next input is again 1 then the state goes to S_2 . But if the input is 0 then the state goes back to S_0 . The third consecutive 1 sends the circuit to S_3 producing an output, which indicates three consecutive 1's were detected. The circuit stays at S_3 as long as there are three or more consecutive 1's received.



- (b) This is a Moore model sequential circuit since the output is 1 when the circuit is in state S_3 and 0 otherwise (the output z is a function of present state only).
- (c) The state table can be derived from the state diagram of (a).

Pre	sent sta	te	Input	Next		Output	
	В	A	y		B_+	A_+	Z
S_0	0	0	0	S_0	0	0	0
S_0	0	0	1	S_1	0	1	0
S_1	0	1	0	S_0	0	0	0
S_1	0	1	1	S_2	1	0	0
S_2	1	0	0	S_0	0	0	0
S_2 S_2	1	0	1	S_3	1	1	0
S_3	1	1	0	S_0	0	0	1
S_3	1	1	1	S_3	1	1	1


 D_B

(d) D flip-flop implementation can be realized directly from the state table of (c)

B Ay	00	01	11	10	00	01	11	10	00	01	11	10
0	0	0	1	0	0	1	0	0	0	0	0	0
1	0	1	1	0	0	1	1	0	0	0	1	1

$$D_B = Ay + By$$
 $D_A = A'y + By$ $z = AB$

D flip-flop implementation of the sequence detector is shown below.




For J-K implementation, J-K inputs must be determined by tabulating a new state table:

Pre	sent sta	te	Input	Flip-flop inputs						
	В	A	y		B_{+}	A_{+}	J_B	K_B	J_A	K_A
S_0	0	0	0	S_0	0	0	0	X	0	X
S_0	0	0	1	S_1	0	1	0	X	1	X
S_1	0	1	0	S_0	0	0	0	X	X	1
S_1	0	1	1	S_2	1	0	1	X	X	1
S_2	1	0	0	S_0	0	0	X	1	0	X
S_2	1	0	1	S_3	1	1	X	0	1	X
S_3	1	1	0	S_0	0	0	X	1	X	1
S_3	1	1	1	S_3	1	1	X	0	X	0

		J_B				K	B			J	Ā			K_A		
B	00	01	11	10	00	01	11	10	00	01	11	10	00	01	11	10
0	0	0	1	0	X	X	X	X	0	1	X	X	X	X	1	1
1	X	X	X	X	1	0	0	1	0	1	X	X	X	X	0	1

$$J_B = Ay$$
, $K_B = y'$
 $J_A = y$, $K_A = B' + y'$
 $y = AB$



Example 6.

We wish to design a digital system with two flip-flops, say B and C, and one 4 bit binary counter A, in which the individual flip-flops are denoted by A_4 , A_3 , A_2 , A_1 . A start signal S initiates the system operation by clearing the counter A and flip-flop C, and setting flip-flop B to one. The counter is then incremented by one starting from the next clock pulse and continues to increment until the operations stop. Counter bits A_3 and A_4 determine the sequence of operations:

If $A_3 = 0$, B is cleared to 0 and the count continues.


If $A_3 = 1$, B is set to 1; then if $A_4 = 0$, the count continues, but if $A_4 = 1$, C is set to 1 on the next clock pulse and the system stops counting.

Then if S = 0, the system remains in the initial state, but if S = 1, the operation cycle repeats.

- (a) Draw the ASM chart.
- (b) Tabulate the timing sequence.

.....

Solution 6.




- (a) ASM chart is shown above. When no operations are performed, the system is in the initial state T_0 , waiting for the start signal S. When input S is equal to 1, counter A and flip-flop C are cleared to 0, flip-flop B is set to 1, and controller goes to state T_1 . When the control is in state T_2 , flip-flop C is set to 1 and the circuit goes back to the initial state, T_0 . The ASM chart consists of three states and three blocks. The block associated with T_0 consists of the state box, one decision box, and one conditional box. The block associated with T_2 consists of only the state box. The control logic has one external input, S, and two status inputs, S and S and S.
- (b) Every block in an ASM chart specifies the operations that are to be performed during one common clock pulse. The operations specified within the state and conditional boxes in the block are performed in the data-processor subsection. The change from one state to the next is performed in the control logic. The following table shows the binary values of the counter and the two flip-flops after every clock pulse. The table shows separately the status of A_3 and A_4 as well as the present state of the controller. We start with state T1 right after the input signal S has caused the counter A and flip-flop C to be cleared and B set. The system stays in state T_1 during the next thirteen clock pulses. Each pulse increments the counter and either clears or sets B. Note the relationship between the time at which A_3 becomes 1 and the time at which B is set to 1. When A=0011, the next clock pulse increments the counter to 0100, but that same clock pulse sees the value of A_3 as 0, so B is cleared. The next pulse changes the counter from 0100 to 0101, and now A_3 is initially equal to 1, so B is set to 1. Similarly, B is cleared to 0 when the count goes from 1000 to 1001, which is A_3 is 0 in the present value of the counter. When the count reaches 1100, both A_3 and A_4 are 1. The next clock pulse increments A by 1, sets B to 1, and transfers control to state T_2 . Control stays in T_2 for only one clock period. The pulse transition associated with T_2 sets flip-flop C to 1 and transfers to state T_0 . The system stays in the initial state T_0 as long as Sremains 0.

	Cou	nter		Flip-flops		
A_4	A_3	A_2	A_1	\vec{B} \vec{C}	Conditions	State
0	0	0	0	1 0	$A_4 = 0, A_3 = 0$	T_1
0	0	0	1	0 0		
0	0	1	0	0 0		
0	0	1	1	0 0		
0	1	0	0	0 0	$A_4 = 0, A_3 = 1$	T_1
0	1	0	1	1 0		
0	1	1	0	1 0		
0	1	1	1	1 0		
1	0	0	0	1 0	$A_4 = 1, A_3 = 0$	T_1
1	0	0	1	0 0		
1	0	1	0	0 0		
1	0	1	1	0 0		
1	1	0	0	0 0	$A_4 = 1, A_3 = 1$	T_1
1	1	0	1	1 0		T_2
1	1	0	1	1 1		T_0

Example 7.

The state diagram of a sequential circuit is given as below.

- (a) Tabulate the related state table.
- (b) Reduce the state table to a minimum number of states using row matching.
- (c) Repeat (b) using an implication table.
- (d) Draw the reduced state diagram.



.....

Solution 7.

(a) It is more convenient to apply procedures for state reduction using a state table rather than a state diagram. The state table for the given state diagram is tabulated in the following table.

	Next state	<u>Output</u>		
Present state	x = 0 $x = 1$	x = 0 $x = 1$		
а	a b	0 0		
b	c d	0 0		
c	a d	0 0		
d	e f	0 1		
e	a f	0 1		
f	$g \qquad f$	0 1		
g	a f	0 1		

- (b) Two states are said to be equivalent if, for each member of the set of inputs, they give exactly the same output and send the circuit either to the same state or to an equivalent state. When two states are equivalent, one of them can be removed without altering the input-output relationships.
 - Step 1. By inspecting the rows in the table of (a), it is possible to see that states g and e are equivalent. They both go to states e and e and have outputs of 0 and 1 for e and e are equivalent and one of these states can be removed.
 - Step 2. The row with present state g is removed and state g in the next state column is replaced by its equivalent, state e. The procedure is shown in the next table.


	Next state	<u>Output</u>			
Present state	x = 0 $x = 1$	x = 0 $x = 1$			
а	a b	0 0			
b	c d	0 0			
c	a d	0 0			
d	e f	0 1			
e	a f	0 1			
f	e f	0 1			

Step 3. Present state f now has next states e and f and outputs 0 and 1 for x = 0 and x = 1, respectively. Inspection of the rows reveals that states d and f are equivalent. So, state f can be removed and replaced by d. The final reduced state table is shown in the next table.

	Next s	<u>tate</u>	<u>Output</u>
Present state	x = 0	x = 1	x = 0 $x = 1$
а	а	b	0 0
b	c	d	0 0
c	а	d	0 0
d	e	d	0 1
e	а	d	0 1


(c) Checking each pair of states for possible equivalency can be done systematically by means of an implication table. In this table, on the left side along the vertical are listed all the states except the first, and across the bottom horizontally are listed all the states except the last. The result is a display of all possible combinations of two states with a square placed in the intersection of a row and column where the two states can be tested for equivalence.

Step 1. Two states that are not equivalent are marked with a cross in the corresponding square.




Step 2. We enter in the remaining squares the pairs of states that are implied by the pair of states representing squares. Some of the squares have entries of

implied states that must be further investigated to determine whether they are equivalent or not. Therefore, the next step is to make successive passes through the table to determine whether any additional squares should be marked with a cross. A square in the table is crossed out if it contains at least one implied pair that is not equivalent.




Step 3. There is no need to include self implied pairs (a-a and f-f) in the table. The final implication table is shown below.



From the table, we can conclude that the equivalent states are (d, f) and (e, g) (cross sections of shaded squares). So $d \equiv f$ and $e \equiv g$. The reduced state table is obtained by replacing f by d and g by e. The result is the same as obtained in (a) for this example. However, the implication table provides much more reduction than the row matching in many cases.

	Next state	<u>Output</u>
Present state	x = 0 $x = 1$	x = 0 $x = 1$
а	a b	0 0
b	c d	0 0
c	a d	0 0
d	e d	0 1
e	a d	0 1


(d) The reduced state diagram is illustrated below.



Example 8.

The internal connection diagram for a PLA is given below.

- (a) Write the equations realized by the PLA.
- (b) Specify the truth table for a ROM which would realize the same function



......

Solution 8.

(a)


$$X = A'BD + C'D + AB' + AB'C'D'$$

$$Y = A'BD + BCD + AB'$$

$$Z = A'BD + BCD + ABC + AB'C'D'$$

(b) ROM table is given below. Realization by ROM does not require any minimization. All states are simply mapped as defined in the state table. Size of the ROM would be 16x4 bits as shown in the block diagram below.

Α	В	C	D	X	Y	Z
0	0	0	0	0	0	0
0	0	0	1	1	0	0
0	0	1	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	0	1	1	1	1
0	1	1	0	0	0	0
0	1	1	1	1	1	1
1	0	0	0	1	1	1
1	0	0	1	1	1	0
1	0	1	0	1	1	0
1	0	1	1	1	1	0
1	1	0	0	0	0	0
1	1	0	1	1	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	1



Example 9.

Realize the following state table using

- (a) a clocked J-K flip-flop (use short-cut method)
- (b) a clocked D flip-flop (use PLA to implement input equation)

	Input (WXY =)										
	000	000 001 010 011 100 101 110 111									
a	a	a	b	b	b	b	a	a	0		
b	a	b	b	a	a	b	b	a	1		

......

Solution 9.

Reminder: Short-cut method does not require deriving a separate state table for J-K inputs. J-K inputs can be mapped directly from the next state table. Assuming we have four variables (ABCD), flip-flop input equations can be derived directly from the Karnaugh map constructed using next state table. J input can be obtained by grouping 1s; K input can be obtained by either grouping 0s, or grouping 1s and then taking complement of the resultant equation. The table at right hand side can be used as guide. The following tables are to clarify the procedure.

		J_{C}		K _C '			
	CD AB	00	01	1 1	10		
T	00	0	1	3	2	00	J_{B}
J_A	01	4	5	7	6	01	V !
W !	11	12	13	15	14	11	K _B '
K _A '	10	8	9	11	10	10	J_{B}
		00	01	11	10		
		J_D	K	D'	J_D		

10

14

10

10

14

K_D'

0

15

11

1

	CD B	00	01	11	10			CD B	00	01	11
J_{A}	0	0		3	2		K _A '	1	12	13	15
JA	1	4	5	7	6		\mathbf{K}_{A}	0	8	9	11
	CD A	00	01	11	10			CD A	00	01	11
$ m J_{B}$	0	0	1	3	2		V '	1	4	5	7
JB	1	8	9	11	10		K _B '	0	12	13	15
						1					
	J_{C}	_			K _C '			J	l _D		
D AB	0 1		AB D	1	0		C AB	0	1	A	C B
00	1		00	3	2		00	0	2		00
01	5		01	7	6		01	4	6		01
11	13		11	15	14		11	12	14		11
10 8	9		10	11	10		10	8	10		10

(a) First, tabulate a state transition table. We have tree inputs (WXY) and one output (Z). We need only one flip-flop (Q) for this circuit ($log_22 = 1$). Then we will derive J-K flip-flop input map using short-cut method.

Pres	ent				Next		
sta	state		[npu	t	state		Out
	Q	W	X	Y		Q_{+}	Z
a	0	0	0	0	a	0	0
a	0	0	0	1	a	0	0
a	0	0	1	0	b	1	0
a	0	0	1	1	b	1	0
a	0	1	0	0	b	1	0
a	0	1	0	1	b	1	0
a	0	1	1	0	a	0	0
a	0	1	1	1	a	0	0
b	1	0	0	0	a	0	1
b	1	0	0	1	b	1	1
b	1	0	1	0	b	1	1
b	1	0	1	1	a	0	1
b	1	1	0	0	a	0	1
b	1	1	0	1	b	1	1
b	1	1	1	0	b	1	1
b	1	1	1	1	a	0	1

	XY QW	00	01	11	10
ī	<mark>0</mark> 0	0	0	1	1
J_Q	<mark>0</mark> 1	1	1	0	0
V '	<mark>1</mark> 1	0	1	0	1
K _Q '	<mark>1</mark> 0	0	1	0	1


From the map and by inspection;

 $J_Q=W'X+WX'=W\oplus X$, $\;\;$ by grouping 1s within upper two rows $K_Q=X'Y'+XY=(X\oplus Y)'$, by grouping 0s within lower two rows Z=Q , by inspecting the state table

Note that K_Q can also be derived by first finding K_Q ' and then complementing the result. To do this, first 1s are grouped within lower two rows, and then the minimized equation for K_Q ' is derived. The final step is to complement the K_Q ', which gives K_Q .

$$K_Q = (K_Q')' = (X'Y + XY')' = \ (X + Y') \ (X' + Y) = X'Y' + XY = (X \oplus Y)'$$

The circuit implementation is given below.



(b) For D flip-flop implementation, the same table and Karnaugh map is in (a) used. The next state table is directly used to derive input equation for D flip-flop. We obtain the following input equation by grouping the shaded ones on the map.


$$\begin{split} D_Q &= Q'W'X + Q'WX' + QX'Y + QXY'\\ Z &= Q \end{split}$$

For PLA implementation, first the PLA connection table is formed as below.

QW	00	01	11	10
00	0	0	1	1
01	1	1	0	0
11	0	1	0	1
10	0	1	0	1

Q	W	X	Y	D_Q	Z
0	0	1	-	1	0
0	1	0	-	1	0
1	-	0	1	1	0
1	-	1	0	1	0
1	-	-	-	0	1

Implementation together with PLA internal connection diagram is shown below.



Example 10.

Derive the required equations to realize a 4 bit BCD (0, 1, ..., 9) up-down counter using a XOR PAL. The counter has control inputs U (=1 for up count) and D (=1 for down count). We will assume that U = D = 1 does not occur.

Solution 10.

Reminder: A segment of an XOR PAL is shown at the end of the example. The general form of the next state equation for each flip-flop in the XOR PAL is

$$Q_+ = D = (P_1 + P_2) \oplus (P_3 + P_4)$$

where P_1 , P_2 , P_3 , and P_4 are product terms.

We will now derive the next state equations for the up-down counter. Up counter will be incremented when U=1, and it will remain in the same state when U=0. Down counter will be decremented when D=1, and it will remain in the same state when D=0.

Next state table for up-down count

					U =	= 1		D = 1				
]	Preser	ıt state	•		Next	state		Next state				
Q_3	Q_2	Q_1	Q_0	Q_{3+}	Q_{2+}	Q_{1+}	Q_{0+}	Q_{3+}	Q_{2+}	Q_{1+}	Q_{0+}	
0	0	0	0	0	0	0	1	1	0	0	1	
0	0	0	1	0	0	1	0	0	0	0	0	
0	0	1	0	0	0	1	1	0	0	0	1	
0	0	1	1	0	1	0	0	0	0	1	0	
0	1	0	0	0	1	0	1	0	0	1	1	
0	1	0	1	0	1	1	0	0	1	0	0	
0	1	1	0	0	1	1	1	0	1	0	1	
0	1	1	1	1	0	0	0	0	1	1	0	
1	0	0	0	1	0	0	1	0	1	1	1	
1	0	0	1	0	0	0	0	1	0	0	0	

Hint: In general, to use an XOR PAL, we must express the next state of Q_n in the form $Q_{n+} = Q_n \oplus F_n$. F_n can be derived using Karnaugh maps. However, before derivation of related equations certain columns in original Karnaugh map must be complemented. This process will be explained later. F_n then can be derived from the modified Karnaugh map.

Since flip-flops must change state when U = 1 or D = 1 (U and D cannot be 1 at the same time), general next state equation can be given as

$$Q_{n+} = Q_n \oplus (U F_{Un} + D F_{Dn})$$

Next we will construct Karnaugh maps (4 for up count, 4 for down count) and derive related minimal equations. Starting with maps for up count, initially we construct Karnaugh maps directly from the next state table.

Karnaugh maps for up count

Q_1Q Q_3Q_2	00	01	11	10	00	01	11	10	00	01	11	10	00	01	11	10
00	1	0	0	1	0	1	0	1	0	0	1	0	0	0	0	0
01	1	0	0	1	0	1	0	1	1	1	0	1	0	0	1	0
11	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
10	1	0	X	X	0	0	X	X	0	0	X	X	1	0	X	X
		Q	0+			Q	1+			Q_2	+			Q:	3+	

The modified Karnaugh maps for up count are obtained by taking complements of the shaded columns. In the map for the Q_{0+} we complement the columns where Q_0 is 1, in the map for the Q_{1+} we complement the columns where Q_1 is 1, in the map for the Q_{2+} we complement the columns where Q_2 is 1, and in the map for the Q_{3+} we complement the columns where Q_3 is 1. Finally we use the following modified Karnaugh maps for up count to obtain the required F_{Un} terms.

Modified Karnaugh maps for up count

Q_1Q_0 Q_3Q_2	00	01	11	10	00	01	11	10	00	01	11	10	00	01	11	10
00	1	1	1	1	0	1	1	0	0	0	1	0	0	0	0	0
01	1	1	1	1	0	1	1	0	0	0	1	0	0	0	1	0
11	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
10	1	1	X	X	0	0	X	X	0	0	X	X	0	1	X	X
		Fu	JO			F	U 1			Fι	J 2			Fι	J 3	

 $F_{U0} = 1$

 $F_{U1} = Q_3'Q_0$

 $F_{U2} = Q_1 Q_0$

 $F_{U3} = Q_3 Q_0 + Q_2 Q_1 Q_0$

In order to derive F_n equations for down count, the same procedure as explained for derivation of F_n equations for up count is applied.

Karnaugh maps for down count

		1														
Q_1Q_0 Q_3Q_2	00	01	11	10	00	01	11	10	00	01	11	10	00	01	11	10
00	1	0	0	1	0	0	1	0	0	0	0	0	1	0	0	0
01	1	0	0	1	1	0	1	0	0	1	1	1	0	0	0	0
11	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
10	1	0	X	X	1	0	X	X	1	0	X	X	0	1	X	X
		Q	0+			Q	1+			Q_2	+			Q	3+	

Modified Karnaugh maps for down count


Q_3Q_3	Q_1Q_0	00	01	11	10	00	01	11	10	00	01	11	10	00	01	11	10
(00	1	1	1	1	0	0	0	1	0	0	0	0	1	0	0	0
(01	1	1	1	1	1	0	0	1	1	0	0	0	0	0	0	0
1	11	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
1	10	1	1	X	X	1	0	X	X	1	0	X	X	1	0	X	X
			F_{I}	00			F	D 1			$F_{\rm L}$) 2			F_{I}	O 3	

$$\begin{split} F_{D0} &= 1 \\ F_{D1} &= Q_1 Q_0' + Q_2 Q_0' + Q_3 Q_0' \\ F_{D2} &= Q_3 Q_0' + Q_2 Q_1' Q_0' \\ F_{D3} &= Q_2' Q_1' Q_0' \end{split}$$

The final PAL equations are given below.


$$\begin{split} Q_{0+} &= Q_0 \oplus (U \; F_{U0} + D \; F_{D0}) = Q_0 \oplus (U + D) \\ Q_{1+} &= Q_1 \oplus (U \; F_{U1} + D \; F_{D1}) = Q_1 \oplus [UQ_3'Q_0 + D(Q_1Q_0' + Q_2Q_0' + Q_3Q_0')] \\ Q_{2+} &= Q_2 \oplus (U \; F_{U2} + D \; F_{D2}) = Q_2 \oplus [U \; Q_1Q_0 + D(Q_3Q_0' + Q_2Q_1'Q_0')] \\ Q_{3+} &= Q_3 \oplus (U \; F_{U3} + D \; F_{D3}) = Q_3 \oplus [U(Q_3Q_0 + Q_2Q_1Q_0) + D \; Q_2'Q_1'Q_0'] \end{split}$$

Segment of an XOR PAL



Example 11.

- (a) Analyze the following asynchronous network using a flow table. Starting in the total stable state for which X = Z = 0, determine the state and output sequences when the input sequence is X = 0, 1, 0, 1, 0, 1, ...
- (b) Are there any races in the flow table?



.....

Solution 11.

(a) Analysis of the circuit requires that we first obtain the Boolean functions for the circuit. Labelling upper feedback path as Q_1 and lower feedback path as Q_2 , next state equations (or excitation functions) can be given as follows.

$$Q_{1+} = XQ_1 + X'Q_2$$

 $Q_{2+} = XQ_1' + X'Q_2$ $Z = Q_2$

Although it is possible to derive the flow (transition) table for both outputs at once, it is easier to derive separate transition tables and combine them $(Q_+ = Q_{1+}Q_{2+}...Q_{n+})$.

X Q_1Q_2	0	1	X Q_1Q_2	0	1	X Q_1Q_2	0	1	X Q_1Q_2	0	1
00	0	0	00	0	1	00		01	00	0	1
01	1	0	01	1	1	01	00		01	1	1
11	1	1	11	1	0	11		10	11	1	0
10	0	1	10	0	0	10	00	01	10	0	0
	Q_1	+			Q_{2+}		Q_1	+Q ₂₊		Z	Z

Finally all stable states where $Q_1Q_2 = Q_{1+}Q_{2+}$ circled. The resulting map is then the transition (or flow) table. The output will be Z = 0.1.10.1.10.1.10

(b) There is no race in this circuit.

Example 12.

We wish to design a gated latch circuit with two inputs, G (gate) and D (data), and one output Q. Binary information present at the D input is transferred to the Q output when G is equal to 1. The Q output will follow the D input as long as G=1. When G goes to O, the information that was present at the D input at the time the transition occurred is retained at the Q output. The gated latch is a memory element that accepts the value of D when G=1 and retains this value after G goes to O. Once G=0, a change in D does not change the value of the output Q. Simultaneous transition of two input variables are not allowed.

.....

Solution 12.

Step1. First a primitive flow table, which is a flow table with only one stable total state in each row, is derived. However, prior to derivation of the primitive table, it is advisable to form a table with all possible total states in the system.

	<u>Inputs</u>	Output	
State	D G	Q	Comments
a	0 1	0	D = Q because $G = 1$
b	1 1	1	D = Q because $G = 1$
c	0 0	0	After state a or d
d	1 0	0	After state c
e	1 0	1	After state b or f
f	0 0	1	After state e

Each row in the table above specifies a total state, which consists of a letter designation (numbers also can be used) for the internal state and a possible input combination for D and G. The output Q is also shown for each total state. We chose to start with the two total states that have G = 1.

		D	G		0
	00	01	11	10	Q
a	c		b	-	0
b	ı	a		e	1
c		a	-	d	0
d	c	-	b		0
e	f	-	b		1
f	С	a	-	e	1

From the design specifications, we know that Q = 0 if DG = 01 and Q = 1 if DG =11 because D must be equal to Q when G = 1. We assign these conditions to states a and b. When G goes to 0, the output depends on the last value of D. Thus, if the transition of DG is from 01 to 10, the Q must remain 0 because D is 0 at the time of the transition from 1 to 0 in G. If the transition of DG is from 11 to 10 to 00, then Q must remain 1. First, we fill in one square belonging to the stable state in that row. Next a dash is entered in the squares, where both inputs change simultaneously. Finally remaining squares associated unstable states are filled in.

Step 2. Primitive flow table is reduced to a smaller number of rows if two or more

stable states are placed in the same row of the flow table (merging a number of stable states in the same row). This is done in the following table.


These two tables show the states that are candidates for merging.

		DG									
	00	01	11	10	Q						
a	С		b	-	0						
c		a	1	d	0						
d	c	_	b		0						

			0		
	00	01	11	10	Q
)	-	a		e	1
e	f	1	b		1
f		a	-	e	1


By inspection, it is possible to see that the states a, c, and d can be merged into one row. The states b, e, and f can also be merged into one row. Finally c and d can be replaced by a, e and f can be replaced by b. New reduced table and final reduced table are shown below.

				$\left(d\right)$	
		D	G	(Q
	00	01	11	10	Q
a,c,d			b		0
b,e,f	$\binom{c}{c}$	a		$\left(d\right)$	1



Step 3. In order to obtain the circuit described by the reduced flow table, it is necessar to assign to the step a distinct binary value. This assignment converts the flow tall for a trans better a distinct binary value. This assignment converts the flow tall for a trans better a Binary state assigning between the transition table given below, which is, in fact, a map for the excitation variable Q_+ . The logic diagram of the gated latch is also shown below.


DG Q	00	01	11	10
0	0	0	1	0
1	1	0	1	1



$$Q_+ = DG + G'Q$$

Example 13.


Determine if the circuit obtained in example 12 has any hazard. If there is any, then redesign the circuit for hazard free operation.




.....

Solution 13.

In order to detect a possible hazard, first a transition table is derived. Excitation function of the circuit was already given in example 12. It can also be derived directly from the circuit by assuming Q as an input function independent of Q_+ . Transition table can be obtained directly from excitation function. DG maps column 11, and G'Q maps left and right squares in the bottom row.





If the circuit is in total stable state QDG = 111 and input changes from 1 to 0, the next total st 1 state shou 1 1 1 lowever, because of the hazard, output Q_+ may go to 0 momentarily. If this talse signal feeds back into gate 2 before the output of the inverter goes to 1, the output of gate 2 will remain at 0 and the circuit will switch to the incorrect total sable state 010.

This malfunction can be eliminated by adding an extra gate (by grouping bottom squares of column 11 and column 10). New excitation function and resultant circuit diagram are as follows.

