



University of
Massachusetts
Amherst

Engin112 – Lecture 31

Timing Analysis

Maciej Ciesielski
Department of Electrical and Computer Engineering
11/16/2012

Recap from last lecture

- Latches and Flip-flops
- Sequential circuits
 - FSM
 - Mealy, Moore
- Today's lecture
 - Timing in digital logic
 - » Combinational logic
 - » Sequential logic

Delay in Logic Circuits

- Circuits do not respond instantaneously to input changes
- Predictable delay in transferring inputs to outputs
 - Propagation delay (t_p)
- Sequential circuits require a periodic clock
- Goal: analyze clock circuit to determine maximum clock frequency
 - Requires analysis of paths from flip-flop outputs to flip-flop inputs
- Even after inputs change, output signal of circuit maintains original output for short time
 - Contamination delay (t_c)


11/16/2012

Engin 112 - Intro to ECE

3

Gate Output

- Falling edge on inverter:
- How does output behave?
 - Consider the actual voltage coming out of the gate
- Several scenarios:



- Why?
 - Output can be seen as RC circuit
 - » Capacitance (wires, transistors inside gates, etc.)
 - » Resistance (wires, inside gates, etc.)

11/16/2012

Engin 112 - Intro to ECE


4

Delays in Combinational Logic

- Gates have inherent delay
 - RC property determines delay
 - Gates cannot be made arbitrarily fast

- Delays in gates and circuits:

- Propagation delay (t_p)
 - » Delay between valid input and valid output
- Contamination delay (t_c)
 - » Delay between changed input and first change on output





- Both delays are important characteristics for circuits
 - Determine maximum clock rate

11/16/2012

Engin 112 - Intro to ECE

5

Combinational Logic Timing





- Combinational logic is made from electronic circuits
 - An input change takes time to **propagate** to the output
- The output remains unchanged for a time period equal to the contamination delay, t_{cd}
- The new output value is guaranteed to be valid (stable) after a time period equal to the propagation delay, t_{pd}

11/16/2012

Engin 112 - Intro to ECE

6

Combinational Logic Timing




- The output is guaranteed to be stable with **old** value until the contamination delay
 - Unknown values shown in waveforms as Xs
- The output is guaranteed to be stable with the **new** value after the propagation delay

11/16/2012

Engin 112 - Intro to ECE

7

Combinational Logic Timing



- Propagation delays are additive
 - Locate the **longest** combination of t_{pd}
- Contamination delays may not be additive
 - Locate the **shortest** path of t_{cd}
- Find propagation and contamination delay of the circuit
 - Knowing the propagation and contamination delays of its components

11/16/2012


Engin 112 - Intro to ECE

8

Combinational Logic Delay - example

Gate delays:

- AND gate
 - » $t_c = 2\text{ns}$
 - » $t_p = 3\text{ns}$
- OR gate
 - » $t_c = 1.5\text{ns}$
 - » $t_p = 2.5\text{ns}$
- Inverter
 - » $t_c = 1\text{ns}$
 - » $t_p = 2\text{ns}$



- What is the contamination and propagation delay of the circuit?

11/16/2012


Engin 112 - Intro to ECE

9

Contamination Delay - example

Consider every path

- AEG, BEG
- AEH, BEH
- CFH, DFH
- CF, DF



Contamination delay

- $t_c(\text{AEG}) = t_c(\text{BEG}) = 3\text{ns}$
- $t_c(\text{AEH}) = t_c(\text{BEH}) = 4\text{ns}$
- $t_c(\text{CFH}) = t_c(\text{DFH}) = 3.5\text{ns}$
- $t_c(\text{CF}) = t_c(\text{DF}) = 1.5\text{ns}$

What is the contamination delay for this circuit?

- Shortest of all paths: $t_c = t_c(\text{CF}) = t_c(\text{DF}) = 1.5\text{ns}$

11/16/2012


Engin 112 - Intro to ECE

10

Propagation Delay - example

Propagation delay

- $t_p(\text{AEG}) = t_p(\text{BEG}) = 5\text{ns}$
- $t_p(\text{AEH}) = t_p(\text{BEH}) = 6\text{ns}$
- $t_p(\text{CFH}) = t_p(\text{CFH}) = 5.5\text{ns}$
- $t_p(\text{CF}) = t_p(\text{DF}) = 2.5\text{ns}$



What is the propagation delay for the circuit?

- Longest of all paths: $t_p = t_p(\text{AEH}) = t_p(\text{BEH}) = 6\text{ns}$


11/16/2012

Engin 112 - Intro to ECE

11

Sequential Circuits

- Sequential circuits can contain *both* combinational logic and edge-triggered flip flops
- A **clock** signal determines when data is stored in flip flops
- Goal: How fast can the circuit operate?
 - Minimum clock period: T_{min}
 - Maximum clock frequency: f_{max}
- Maximum clock frequency is the inverse of the minimum clock period
 - $F_{max} = 1 / T_{min}$




11/16/2012

Engin 112 - Intro to ECE

12

Clocked Device: Delays




- Timing parameters for **clocked** devices are specified in relation to the **clock input** (rising edge)
 - Input D must be ready and stable
- Output **unchanged** for a time period equal to the **contamination delay**, t_{cd} after the rising clock edge
- New output guaranteed **valid** after time equal to the **propagation delay** $Clk \rightarrow Q$, t_{Clk-Q} (*why not t_{D-Q} ?*)
 - Follows rising clock edge

11/16/2012

Engin 112 - Intro to ECE

13

Clocked Devices: Setup and Hold Times




- Timing parameters for **clocked** devices are specified in relation to the **clock input** (rising edge)
 - D input **must** be valid at least t_s (**setup time**) before the rising clock edge
 - D input **must** be held steady t_h (**hold time**) after rising clock edge
- Setup and hold are input restrictions**
 - Failure to meet restrictions causes circuit to operate incorrectly

11/16/2012

Engin 112 - Intro to ECE

14

Edge-Triggered Flip Flop Timing




- The logic driving the flip flop must ensure that setup and hold are met
- Timing values ($t_{cd}, t_{pd}, t_{clk-Q}, t_s, t_h$)

11/16/2012

Engin 112 - Intro to ECE

15

Analyzing Sequential Circuits




- What is the minimum time between rising clock edges?
 - $T_{min} = T_{clk-Q} (FFA) + T_{pd} (G) + T_s (FFB)$
- Trace propagation delays from FFA to FFB
- Draw the waveforms, compute F_{max}

11/16/2012

Engin 112 - Intro to ECE

16

Analyzing Sequential Circuits



- What is the minimum clock period (T_{min}) of this circuit?
 - Hint: evaluate all FF to FF paths
- Maximum clock frequency is $1/T_{min}$


11/16/2012

Engin 112 - Intro to ECE

17

Analyzing Sequential Circuits

$F_{max} = \underline{\hspace{2cm}}$




- Path FFA to FFB**
 - $T_{CLK-Q}(FFA) + T_{pd}(H) + T_s(FFB) = 5ns + 5ns + 2ns = 12ns$
- Path FFB to FFB**
 - $T_{CLK-Q}(FFB) + T_{pd}(F) + T_{pd}(H) + T_s(FFB) = 4ns + 4ns + 5ns + 2ns = 15ns$

11/16/2012

Engin 112 - Intro to ECE

18

Hold Time Requirement



- **One more issue:**
 - make sure that input to D remains stable for hold time (T_h) after rising clock edge
- **Remember:**
 - contamination delay ensures that signal doesn't change for t_{cd}
- **How long before first change arrives at Y?**
 - $T_{cd}(FFA) + T_{cd}(G) > T_h$
 $1\text{ns} + 2\text{ns} > 2\text{ns}$


11/16/2012

Engin 112 - Intro to ECE

19

Hold Time Requirement

All paths must satisfy timing requirements !



- **Path FFA to FFB**
 - $T_{cd}(FFA) + T_{cd}(H) > T_h(FFB)$
 $1\text{ns} + 2\text{ns} > 2\text{ns}$
- **Path FFB to FFB**
 - $T_{cd}(FFB) + T_{cd}(F) + T_{cd}(H) > T_h(FFB)$
 $1\text{ns} + 1\text{ns} + 2\text{ns} > 2\text{ns}$

11/16/2012

Engin 112 - Intro to ECE

20

Summary

- Maximum clock frequency is a fundamental parameter in sequential computer systems
- It is possible to determine clock frequency from propagation delays (t_p) and setup time (t_s)
- The longest propagation path determines clock frequency
- All flip-flop to flip-flop paths must be checked
- Hold times are satisfied by examining contamination delays
- The shortest contamination delay path determines if hold times are met
- Check handout (pdf file) for more details and examples.