

Universidad Nacional Autónoma de México Facultad de Ingeniería



PROYECTO 4:

"Puerta automática para personas"

Diseño Digital VLSI Grupo: 05
M.I. ELIZABETH FONSECA CHAVEZ

Hernández Jaimes Rogelio Yael

Fecha de entrega: 11/Diciembre/2022




OBJETIVO

Desarrollar un modelo de puerta automática que realice su apertura y cierre de forma independiente, pensando que las personas pueden demorar más o menos tiempo en cruzar la puerta.

MODELO







- Divisor de frecuencia: divf
- Regulador de ancho de pulso (PWM)

MOTOR A PASOS

```
library IEEE;
     use ieee.std_logic_arith.all;
     use IEEE.std_logic_1164.all;
    ⊟--Alfaro Fernández, Azul
     --Hernández Jaimes, Rogelio Yael
     --Núñez Luna, Aranza Abril
    ⊟entity MotorPasos is
    port(clk:in std_logic;
            sensor_disp: out std_logic;
            sensor_eco: in std_logic;
            rst:in std_logic;
            mot:out std_logic_vector(3 downto 0));
     end MotorPasos;
    □architecture argMotorPasos of MotorPasos is
     |signal clkl: std_logic;
     signal clklb : std_logic;
     signal clklc : std_logic;
     signal state: std_logic_vector(1 downto 0);
    signal duty: integer range 0 to 1000 := 100; signal direc:std_logic:='0'; signal pause: std_logic:='1';
     Lsignal inicio: std_logic;
    ⊟begin
         u1: entity work.divf(arqdivf) generic map(200) port map(clk,clkl);
         u2: entity work.divf(arqdivf) generic map(25000) port map(clk,clklc);
         u3: entity work.senal(arqsenal) port map(clkl,duty,clklb);
         u4: entity work.sensor(argsensor) port map(clk,sensor_disp,sensor_eco,inicio);
u5: entity work.secuencia(argsec) port map(inicio,clklc,direc,pause);
31
         u6:entity work.estados(argestados) port map(clklb,pause,rst,direc,state);
         u7: entity work.romlod(argromlod) port map(state,pause,mot);
     end architecture;
```




```
library ieee;
      use IEEE.STD_LOGIC_1164.ALL;
USE IEEE.std_logic_Arith.all;
USE IEEE.std_logic_unsigned.all;
 2
3
4
5
6
7
       --Hernández Jaimes Rogelio Yael
     ⊟ENTITY triger is
     □port( clk: in std_logic;
10
               triger: out std_logic;
11
               espera_aux: in std_logic);
12
13
      end entity;
     ⊟architecture arqtriger of triger is
     signal cuenta: unsigned (16 downto 0) := (others => '0');
signal espera: std_logic := '0';
     ⊟begin
18
           process(clk)
19
           begin
20
     \dot{\Box}
                   if rising_Edge(clk) then
21
                    espera<=espera_aux;
22
                       if espera = '0' then
                           if cuenta = 500 then
    triger<= '0';
    espera <= '1';</pre>
23
24
25
26
27
                               cuenta <= ( others => '0');
                           else
28
                               triger <= '1';
29
30
                               cuenta <= cuenta+1;
                           end if;
31
                       end if;
32
33
                   end if;
           end process;
       end architecture;
```




```
library ieee;
        use IEEE.STD_LOGIC_1164.ALL;
USE IEEE.std_logic_Arith.all;
         USE IEEE.std_logic_unsigned.all;
        --Hernández Jaimes Rogelio Yael
       ⊟ENTITY contador is
       □port( clk: in std_logic;
                  sensor_eco: in std_logic;
                  espera: out std_logic;
11
12
                   inicio: out std_logic);
13
         end entity;
14
      ⊟architecture arqcont of contador is
      Barchitecture arqcont of contador is
| signal eco_pasado: std_logic := '0';
| signal eco_sinc: std_logic := '0';
| signal eco_nsinc: std_logic := '0';
| signal eco_nsinc: std_logic := '0';
| signal centimetros: unsigned (15 downto 0) := (others => '0');
| signal centimetros_unid: unsigned (3 downto 0) := (others => '0');
| signal centimetros_dec: unsigned (3 downto 0) := (others => '0');
| signal sal_unid: unsigned (3 downto 0) := (others => '0');
| signal sal_dece: unsigned (3 downto 0) := (others => '0');
| signal cuenta: unsigned (16 downto 0) := (others => '0');
| signal unidades: std_logic_vector (3 downto 0);
| signal decenas: std_logic_vector (3 downto 0);
      ⊟begin
      process(clk)
29
30
              begin
                        if rising_edge(clk) then
                            if eco_pasado = '0' and eco_sinc = '1' then --Calcula la distancia
  cuenta <= ( others => '0' );
  centimetros <= ( others => '0');
  centimetros_unid <= ( others => '0' );
31
32
33
34
35
36
37
38
39
                                 centimetros_dec <= ( others => '0' );
                                 espera<='0';
                             elsif eco_pasado = '1' and eco_sinc = '0' then --Detecta el objeto
                                sal_unid <= centimetros_unid;</pre>
                                sal_dece <= centimetros_dec;</pre>
40
41
                                unidades <= conv_STD_LOGIC_VECTOR(sal_unid,4); -- Se guarda la unidad de centimetros en 4 bits
42
43
                                decenas <= conv_STD_LOGIC_VECTOR(sal_dece,4); -- Se guarda la unidad de centimetros en 4 bits
                            elsif cuenta = 2900-1 then
44
45
                                if centimetros_unid = 9 then -- muestra del display del 9 al 19 o 2
  centimetros_unid <= ( others => '0' );
       46
47
48
                                     centimetros_dec <= centimetros_dec+1; --Aumenta 1 en decenas</pre>
                                     centimetros_unid <= centimetros_unid+1; --Aumenta 1 en unidades
49
50
                                centimetros <= centimetros+1; --Suma de los centimetros
51
52
53
54
55
56
                                cuenta <= ( others => '0' );
                                if centimetros = 3448 then
  espera <= '0';</pre>
                                     cuenta <= ( others => '0' );
                                end if:
                            else
57
                                cuenta <= cuenta+1;
58
59
                                eco_pasado <= eco_sinc;
60
                                eco_sinc <= eco_nsinc;
61
                                eco_nsinc <= sensor_eco;
62
63
64
                       if ((unidades>="0010" and unidades<="0110") and decenas = "0000") then
65
                            inicio <= '1'; -- a 5 cm de distancia
67
                            inicio<='0':
             end process;
        end architecture;
```

CONTADOR.VHDL




CONTADOR.VHDL






```
Nibrary IEEE;
     use IEEE std_logic_1164 all;
     use IEEE.std_logic_arith.all;
     use IEEE.std_logic_unsigned.all;
    ⊟--Alfaro Fernández, Azul
      --Hernández Jaimes, Rogelio Yael
      --Núñez Luna, Aranza Abril
10
11
12
13
    ⊟entity estados is
    □port (clk: in std_logic;
            UD: in std_logic; --paro
            rst: in std_logic;
14
15
16
17
            dir: in std_logic; --0: sentido antihorario, 1: sentido horario
            state:out std_logic_vector(1 downto 0));
    Lend estados;
    ⊟architecture argestados of estados is
18
19
         subtype estado is std_logic_vector(1 downto 0);
         constant sm0:estado:="00";
20
         constant sm1:estado:="01";
21
         constant sm2:estado:="10";
22
         constant sm3:estado:="11";
23
24
25
26
         signal pres_S,next_S:estado;
    ⊟begin
                                            39
                                                      process(pres_S, dir)
    process(clk)
                                            40
                                                      beain
    ---
         begin
                                                41
                                                         case(pres_S) is
27
            if rising_edge(clk) then
                                            42
                                                            when sm0 =>
               if UD='0' then
28
                                            43
                                                               if dir='0' then
                                                \dot{\Box}
29
30
    if rst='1' then
                                            44
                                                                   next_S<=sm1;</pre>
                     pres_S<=sm0;
                                            45
                                                 \dot{\Box}
31
                                                                else
                  else
                                            46
32
                                                                   next_S<=sm3;
                     pres_S<=next_S;
                                            47
33
                                                                end if;
                  end if;
                                            48
34
                                                            when sm1 =>
               end if;
35
                                            49
                                                                if dir='0' then
            end if:
36
                                            50
            state<=pres_S;
                                                                      next_S<=sm2;
                                            51
                                                 \dot{\Box}
         end process;
                                                                   else
                                            52
                                                                      next_S<=sm0;
                                            53
                                                                   end if:
                                            54
                                                            when sm2 =>
                                            55
                                                                if dir='0' then
                                            56
                                                                   next_S<=sm3;
                                            57
                                                 \dot{\Box}
                                                                else
                                            58
                                                                   next_S<=sm1;
                                            59
                                                                end if;
                                            60
                                                            when others => --Estado 3
                                            61
                                                                if dir='0' then
                                                62
                                                                   next_S<=sm0;
                                            63
                                                                else
                                            64
                                                                   next_S<=sm2;</pre>
                                            65
                                                                end if;
                                            66
                                                         end case;
                                            67
                                                      end process:
                                                  end architecture;
```


ESTADOS.VHDL









```
library ieee;
      use ieee.std_logic_1164.all;
    ⊟--Alfaro Fernández, Azul
       --Hernández Jaimes, Rogelio Yael
       --Núñez Luna, Aranza Abril
    ⊟entity secuencia is
    □port ( start: in std_logic;
10
              clk: in std_logic;
11
              direccion: out std_logic:='0';
12
              espera: out std_logic);
13
      end entity;
14
    ⊟architecture argsec of secuencia is
     | signal conteo: integer range 0 to 10000:=0; | signal starting: std_logic:='0'; --puerta abriendose | signal waiting: std_logic:='0'; --puerta abierta | signal closing: std_logic:='0'; -- puerta cerrandose
20
    ⊟begin
21
22
23
24
    process(clk)
    begin
             if rising_edge(clk) then
                 if start='1' and starting='0' and waiting='0' and closing='0' then
    25
                    starting<='1';
26
                    espera<='0';
                    direccion<='0';
27
                                                37
                                                                      else
28
                 end if;
                                                38
                                                                          conteo<=conteo+1;
29
                 --abriéndo puerta
                                                39
                                                                      end if:
30
                 if starting='1' then
    40
                                                                  elsif waiting='1' and start='0' then
                                                     ė
31
    if conteo=4800 then
                                                                      --puerta abierta
                                                41
                        espera<='1';
waiting<='1';
32
                                                42
                                                                      if conteo=4500 then
                                                     33
                                                43
                                                                          espera<='0':
                       starting<= 0':
34
                                                44
45
                                                                         conteo<=0;
waiting<='0';</pre>
                        direccion<='1';
35
36
                        conteo<=0:
                                                46
47
                                                                         closing<='1';
                                                                      else
                                                48
                                                                          conteo<=conteo+1;
                                                49
50
                                                                      end if;
                                                                  elsif closing='1' then
                                                51
52
                                                                      --cerrando puerta
                                                                      if conteo=4800 then
                                                53
                                                                         direccion<='0';
                                                54
                                                                         espera<='1':
                                                55
56
57
                                                                         closing<='0';
                                                                          conteo<=0;
                                                                      else
                                                58
                                                                          conteo<=conteo+1;
                                                59
                                                                      end if:
                                                60
                                                                  end if:
                                                61
                                                               end if:
                                                62
                                                           end process;
                                                63
                                                       end architecture;
```










```
library ieee;
      use ieee.std_logic_1164.all;
     use ieee.std_logic_UNSIGNED.all;
⊟--Alfaro Fernández, Azul
      |--Hernández Jaimes, Rogelio Yael
      --Núñez Luna, Aranza Abril
     ⊟entity romlod is
     □port(
      |bus_dir: in std_logic_vector (1 downto 0);
11
      cs: in std_logic;
12
      Fbus_datos: out std_logic_vector (3 downto 0));
13
      end romlod;
14
     □architecture argromlod of romlod is
16
      --formato de orden de bits: Direccion,
      constant L1: std_logic_vector (3 downto 0):="1100";
constant L2: std_logic_vector (3 downto 0):="1001";
17
18
      constant L2. std_logic_vector (3 downto 0):="0011";
constant L4: std_logic_vector (3 downto 0):="0110";
type memoria is array (3 downto 0) of std_logic_vector (3 downto 0);
19
20
21
22
      constant mem_rom: memoria:=(L1,L2,L3,L4);
23
24
25
26
      Lsignal dato: std_logic_vector (3 downto 0);
     ⊟begin
          prom: process(bus_dir)
           beain
27
              dato <= mem_rom(conv_integer(bus_dir));</pre>
28
          end process prom;
29
30
     pbuf: process (dato,cs)
31
           begin
32
     \dot{\Box}
              if(cs='0') then
33
                  bus_datos <= dato;</pre>
34
     \dot{\Box}
35
                  bus_datos <= (others => '0');
36
              end if:
           end process pbuf;
       end argromlod:
```

ROMLOD.VHDL







DIAGRAMA RTL



FUNCIONAMIENTO



CONCLUSIÓN

Los conocimientos adquiridos a lo largo del curso se pueden utilizar en aplicaciones de la vida real con relativa facilidad. Esto a través de la variedad de componentes que la tarjeta FPGA nos permite utilizar.

Asimismo, es importante comprender cada parte necesaria para la construcción de un sistema, pues se requiere armar cada una de las partes una por una y considerar a profundidad el funcionamiento que se busca conseguir.

REFERENCIAS

- Fonseca, E. Prácticas de diseño digital VLSI 2022 para tarjetas FPGA Altera-Intel (DE10-LITE).
 https://drive.google.com/file/d/1npB8Hr-OpyAwio8iXaHZ_ox8dPFAgdig/view
- Profesora Elizabeth Fonseca. (2020, 25 marzo). ROM VHDL [Vídeo]. YouTube. https://www.youtube.com/watch?v=X-cDHDVHWL8