stc_{cmp} subss fsqrtstosd jnle psubq unpcklps mdswap^cmovna inc repnz sbb

outhrd jnle mulss sal cvtpi2pd ror finsave finsave phaddd push verr int bts sgdt cwtpi2pd ror finsave phaddd pushad movsxd emms hlt mowqait psllq fldlg2 cvttss2si xor sub fnclex pmovmskb mowqait psllq fldlg2 cvttss2si xor sub movntdq orpd rcpps xchg not lidt scomisd rcl page scasw clflush orpd rcpps xchg not lidt scomisd rcl pop sar jrcxz divps pmuludq

X86 Opcode Reference 32-bit Edition

general, system, x87 FPU, MMX, SSE(1), SSE2, SSE3, SSSE3 opcodes

ref.x86asm.net

/	Advertisement		



X86 Opcode Reference, 32-bit Edition general, system, x87 FPU, MMX, SSE(1), SSE2, SSE3, SSSE3 opcodes

Copyright © MazeGen

First Edition, July 2008

Errata:

http://ref.x86asm.net/errata/32/opcode

Karel Lejska Bayerova 8 Brno 60200 Czech Republic

Product or corporate names may be trademarks or registered trademarks, and are used only for identification and explanation, without intent to infringe.

For comments, suggestions, questions or bug reports, please contact mazegen@gmail.com

For booking a computer-related ad in this reference, please contact mazegen@gmail.com

Credits: Christian Ludloff, Martin Mocko (vid), Anthony Lopes, Aquila, EliCZ, Cephexin

ISBN 978-80-254-2349-3

Quick Guide

- *mnemonic*: Instruction mnemonic itself. If the mnemonic is set up using *italic*, there is no oficial mnemonic and the present one is just a suggested one
- *op1-op4*: Up to four instruction operands. Implicate operands are set up using *italic*. Modified operands are **bold**. Implicate *SS:[eSP]* operand is not indicated. If the *op4* column contains only three dots '...', there are more than four operands
- pf: Prefix value, or if Primary opcode is present, fixed extraordinary prefix
- 0F: Dedicated for 0x0F two-byte prefix
- *po*: Primary opcode. Second opcode byte in case of multi-byte opcodes. +*r* means a register code, from 0 through 7, added to the value
- so: Secondary opcode. Fixed appended value to the primary opcode
- *o*: Register/Opcode field. Either the value of an opcode extension (values from 0 through 7) or *r* indicates that the ModR/M byte contains a register operand and an r/m operand
- *proc*: Indicates the instruction's introductory processor. If the column is empty, it means 8086 processor.
- st: Indicates how is the instruction documented in the Intel manuals. D means fully documented. M means documented only marginally. U undocumented at all. Empty column means D
- *m*: Indicates the mode in which is the instruction valid. Virtual-8086 Mode and SMM is not taken into account. *R* applies for real and protected mode. *P* applies for protected mode. If this column is empty, it means *R*
- rl: The ring level, which is the instruction valid from (3 or 0). f indicates that the level depends on further flag(s)
- x: For general instructions, L indicates that the instruction is basically valid with LOCK (0xF0) prefix. For x87 FPU instructions, s incidates that the opcode performs additional push of a value to the register stack, p incidates that the opcode performs additional pop of the register stack, P pops twice
- *iext*: The instruction extension group, which was the opcode released on
- tested f, modif f, def f, undef f: For EFlags register, indicates these flags using odiszapc pattern. Present flag fits in with the appropriate group. For x87 FPU flags, indicates these flags using 1234 x87 FPU flag pattern. Present flag fits in with the appropriate group.
- fvalues: For EFlags register, indicates the values of flags, which are always set or cleared, using case—sensitive odiszapc flag pattern. Lower—case flag means cleared flag, upper—case means set flag. For x87 FPU flags, indicates these flags using 1234 x87 FPU flag pattern. Present flag holds its value
- description, notes: Generic description

Visit http://ref.x86asm.net for detailed guide.

One-byte General and System Instructions

pf 0:	o po so	o proc	st m	n rl	x mnemonio	c op1	ор2 ор	3 op4	iext	tested f	modif f	def f	undef f	f values	description, notes
-	00	r		++	L ADD	r/m8,	r8	-			oszapc	oszapc			Add
†	01	r			L ADD	r/m16/32,	r16/32					oszapc			Add
	02	r		T	ADD	r8,	r/m8					oszapc			Add
	03	r		T	ADD	r16/32,	r/m16/32					oszapc			Add
	04			\top	ADD	AL,	imm8				-	oszapc			Add
	05				ADD	eAX,	imm16/32					oszapc			Add
	06			Ħ	PUSH	ES									Push Word, Doubleword or Quadword Onto the Stack
	07			11	POP	ES									Pop a Value from the Stack
	08	r			L OR	r/m8,	r8				oszapc	osz.pc	a	oc	Logical Inclusive OR
	09	r			L OR	r/m16/32,	r16/32								Logical Inclusive OR
	0A	r			OR	r8,	r/m8				oszapc	osz.pc	a	oc	Logical Inclusive OR
	0B	r			OR	r16/32,	r/m16/32				oszapc	osz.pc	a	oc	Logical Inclusive OR
	0C			\sqcap	OR	AL,	imm8								Logical Inclusive OR
	0 D				OR	eAX,	imm16/32								Logical Inclusive OR
	0E				PUSH	CS									Push Word, Doubleword or Quadword Onto the Stack
	OF	02+		\sqcap	Two-byte	e Instructio	ons								
	10	r			L ADC	r/m8,	r8			c	oszapc	oszapc			Add with Carry
	11	r			L ADC	r/m16/32,	r16/32			c	oszapc	oszapc			Add with Carry
	12	r			ADC	r8,	r/m8			c	oszapc	oszapc			Add with Carry
	13	r			ADC	r16/32,	r/m16/32			с	oszapc	oszapc			Add with Carry
	14				ADC	AL,	imm8			c	oszapc	oszapc			Add with Carry
	15				ADC	eAX,	imm16/32			с	oszapc	oszapc			Add with Carry
	16				PUSH	SS									Push Word, Doubleword or Quadword Onto the Stack
	17				POP	SS									Pop a Value from the Stack
	18	r			L SBB	r/m8,	r8			c	oszapc	oszapc			Integer Subtraction with Borrow
	19	r			L SBB	r/m16/32,	r16/32			c	oszapc	oszapc			Integer Subtraction with Borrow
	1A	r			SBB	r8,	r/m8			c	oszapc	oszapc			Integer Subtraction with Borrow
	1B	r			SBB	r16/32,	r/m16/32			c	oszapc	oszapc			Integer Subtraction with Borrow
	1C				SBB	AL,	imm8			c	oszapc	oszapc			Integer Subtraction with Borrow
	1D				SBB	eAX,	imm16/32			c	oszapc	oszapc			Integer Subtraction with Borrow
	1E				PUSH	DS									Push Word, Doubleword or Quadword Onto the Stack
	1F				POP	DS									Pop a Value from the Stack
	20	r			L AND	r/m8,	r8				oszapc	osz.pc	a	oc	Logical AND
	21	r			L AND	r/m16/32,	r16/32				oszapc	osz.pc	a	oc	Logical AND
	22	r			AND	r8,	r/m8				oszapc	osz.pc	a	oc	Logical AND
	23	r		Ш	AND	r16/32,	r/m16/32				oszapc	osz.pc	a	oc	Logical AND
	24				AND	AL,	imm8								Logical AND
	25			Ш	AND	eAX,	imm16/32				oszapc	osz.pc	a	oc	Logical AND
26		$\sqcup \sqcup$		Ш	ES	ES									ES segment override prefix
26		P4+		Ш	undefine	ed									(use with any branch instruction is reserved)
	27			Ш	DAA	AL				a.c	oszapc	szapc	0		Decimal Adjust AL after Addition
	28	r			LSUB	r/m8,	r8				oszapc	oszapc			Subtract

£ 0	7			1	x mnemo	-:-1	2	2	1		++-1 <i>E</i>	modif f	def f		£1	3
pr U		o proc	St	mrı			op2	op3	op4	lext	tested f			unaer r	I values	description, notes
-	29	r			L SUB	r/m16/32,	r16/32						oszapc			Subtract
-	2A	r	\vdash		SUB	r8,	r/m8						oszapc			Subtract
-	2B	r		_	SUB	r16/32,	r/m16/32						oszapc			Subtract
-	2C	4			SUB	AL,	imm8						oszapc			Subtract
_	2D				SUB	eAX,	imm16/32					oszapc	oszapc			Subtract
2E					CS	CS										CS segment override prefix
2E		P4+			NTAKE	N										Branch not taken prefix (used only with Jcc instructions)
1	2F				DAS	AL					a.c	oszapc	szapc	0		Decimal Adjust AL after Subtraction
	30	r			L XOR	r/m8,	r8					oszapc	osz.pc	a	oc	Logical Exclusive OR
	31	r			L XOR	r/m16/32,	r16/32					oszapc	osz.pc	a	oc	Logical Exclusive OR
	32	r			XOR	r8,	r/m8					oszapc	osz.pc	a	oc	Logical Exclusive OR
	33	r			XOR	r16/32,	r/m16/32					oszapc	osz.pc	a	oc	Logical Exclusive OR
	34				XOR	AL,	imm8					oszapc	osz.pc	a	oc	Logical Exclusive OR
	35				XOR	eAX,	imm16/32					oszapc	osz.pc	a	oc	Logical Exclusive OR
36					SS	SS										SS segment override prefix
36		P4+			undef	ined										(use with any branch instruction is reserved)
	37				AAA	AL,	AH				a	oszapc	a.c	osz.p.		ASCII Adjust After Addition
	38	r			CMP	r/m8,	r8					oszapc	oszapc			Compare Two Operands
	39	r			CMP	r/m16/32,	r16/32						oszapc			Compare Two Operands
	3A	r			CMP	r8,	r/m8					oszapc				Compare Two Operands
	3B	r			CMP	r16/32,	r/m16/32						oszapc			Compare Two Operands
	3C				CMP	AL,	imm8						oszapc			Compare Two Operands
†	3D				CMP	eAX,	imm16/32						oszapc			Compare Two Operands
3E					DS	DS										DS segment override prefix
3E		P4+			TAKEN											Branch taken prefix (used only with Jcc instructions)
30	3F	+			AAS	AL,	AH				a	0 87300	a.c	0 87 D		ASCII Adjust AL After Subtraction
	40+r		H		INC	r16/32	All					oszapc		032.p.		Increment by 1
-	48+r	+			DEC	r16/32										Decrement by 1
-		+										oszap.	oszap.			-
-	50+r	+-		_	PUSH	r16/32										Push Word, Doubleword or Quadword Onto the Stack
-	58+r		\vdash		POP	r16/32										Pop a Value from the Stack
\vdash	60	01+			PUSHA	AX,	CX,	DX,	• • • •							Push All General-Purpose Registers
	60	03+			PUSHA	AX,	CX,	DX,	• • • •							Push All General-Purpose Registers
		-		_	PUSHA		ECX,	EDX,								
-	61	01+			POPA	DI,	SI,	BP,								Pop All General-Purpose Registers
	61	03+			POPA	DI,	SI,	BP,	• • • •							Pop All General-Purpose Registers
		4			POPAD		ESI,	EBP,								
<u> </u>	62	r 01+		f	BOUNE		m16/32&16/32,	, eFlags				i	i		i	Check Array Index Against Bounds
	63	r 02+	\sqcup	_	ARPL	r/m16,	r16					z	z			Adjust RPL Field of Segment Selector
64		03+			FS	FS										FS segment override prefix
64		P4+		\perp	undef	ined										(used only with Jcc instructions)
65		03+			GS	GS										GS segment override prefix
65		P4+			undef	ined										(used only with Jcc instructions)
66					no mr	emonic										Operand-size override prefix
66		P4+	М		no mr	emonic				sse2						Precision-size override prefix
67					no mr	emonic										Address-size override prefix
		_		_												