stc_{cmp} subss fsqrtstosd jnle psubq unpcklps mdswap^cmovna inc repnz sbb

outhrd jnle mulss sal cvtpi2pd ror finsave finsave phaddd push verr int bts sgdt cwtpi2pd ror finsave phaddd pushad movsxd emms hlt mowqait psllq fldlg2 cvttss2si xor sub fnclex pmovmskb mowqait psllq fldlg2 cvttss2si xor sub movntdq orpd rcpps xchg not lidt scomisd rcl page scasw clflush orpd rcpps xchg not lidt scomisd rcl pop sar jrcxz divps pmuludq

X86 Opcode Reference 64-bit Edition

general, system, x87 FPU, MMX, SSE(1), SSE2, SSE3, SSSE3 opcodes

ref.x86asm.net

_	Advertisement	



X86 Opcode Reference, 64-bit Edition general, system, x87 FPU, MMX, SSE(1), SSE2, SSE3, SSSE3 opcodes

Copyright © MazeGen

First Edition, July 2008

Errata:

http://ref.x86asm.net/errata/64/opcode

Karel Lejska Bayerova 8 Brno 60200 Czech Republic

Product or corporate names may be trademarks or registered trademarks, and are used only for identification and explanation, without intent to infringe.

For comments, suggestions, questions or bug reports, please contact mazegen@gmail.com

For booking a computer-related ad in this reference, please contact mazegen@gmail.com

Credits: Christian Ludloff, Martin Mocko (vid), Anthony Lopes, Aquila, EliCZ, Cephexin

ISBN 978-80-254-2350-9

Quick Guide

- *mnemonic*: Instruction mnemonic itself. If the mnemonic is set up using *italic*, there is no oficial mnemonic and the present one is just a suggested one
- op1-op4: Up to four instruction operands. Implicate operands are set up using italic. Modified operands are **bold**. Implicate [RSP] operand is not indicated. If the op4 column contains only three dots '...', there are more than four operands
- pf: Prefix value, or if Primary opcode is present, fixed extraordinary prefix
- 0F: Dedicated for 0x0F two-byte prefix
- *po*: Primary opcode. Second opcode byte in case of multi-byte opcodes. +*r* means a register code, from 0 through 7, added to the value
- so: Secondary opcode. Fixed appended value to the primary opcode
- *o*: Register/Opcode field. Either the value of an opcode extension (values from 0 through 7) or *r* indicates that the ModR/M byte contains a register operand and an r/m operand
- *proc*: Indicates the instruction's introductory processor. If the column is empty, it means that the instruction is supported since first implementation of Intel EM64T architecture.
- *st*: Indicates how is the instruction documented in the Intel manuals. *D* means fully documented. *M* means documented only marginally. *U* undocumented at all. Empty column means *D*
- m: Indicates the mode in which is the instruction valid. Virtual-8086 Mode and SMM is not taken into account. R applies for real, protected and 64-bit mode.
 P applies for protected and 64-bit mode. E applies for 64-bit mode. If this column is empty, it means R
- *rl*: The ring level, which is the instruction valid from (3 or 0). *f* indicates that the level depends on further flag(s)
- x: For general instructions, L indicates that the instruction is basically valid with LOCK (0xF0) prefix. For x87 FPU instructions, s incidates that the opcode performs additional push of a value to the register stack, p incidates that the opcode performs additional pop of the register stack, P pops twice
- *iext*: The instruction extension group, which was the opcode released on
- tested f, modif f, def f, undef f: For RFlags register, indicates these flags using odiszapc pattern. Present flag fits in with the appropriate group. For x87 FPU flags, indicates these flags using 1234 x87 FPU flag pattern. Present flag fits in with the appropriate group.
- fvalues: For RFlags register, indicates the values of flags, which are always set or cleared, using case—sensitive odiszapc flag pattern. Lower—case flag means cleared flag, upper—case means set flag. For x87 FPU flags, indicates these flags using 1234 x87 FPU flag pattern. Present flag holds its value
- description, notes: Generic description

Visit http://ref.x86asm.net for detailed guide.

One-byte General and System Instructions

pf OF	po so	o proc	st m	rl	x mnemonic op1	op2 op3	op4 iex	t tested f	modif f	def f	undef f	f values	description, notes
	00	r			L ADD r/m8,	r8	-		oszapc	oszapc			Add
_		r			L ADD r/m16/32/64,	r16/32/64				oszapc			Add
	02	r			ADD r8,	r/m8				oszapc			Add
	03	r			ADD r16/32/64,	r/m16/32/64				oszapc			Add
	04				ADD AL,	imm8			oszapc	oszapc			Add
	05				ADD rAX,	imm16/32			oszapc	oszapc			Add
	08	r			L OR r/m8 ,	r8			oszapc	osz.pc	a	oc	Logical Inclusive OR
	09	r			L OR r/m16/32/64,	r16/32/64			oszapc	osz.pc	a	oc	Logical Inclusive OR
	0A	r			OR r8 ,	r/m8			oszapc	osz.pc	a	oc	Logical Inclusive OR
	0B	r			OR r16/32/64 ,	r/m16/32/64			oszapc	osz.pc	a	oc	Logical Inclusive OR
	0C				OR AL,	imm8			oszapc	osz.pc	a	oc	Logical Inclusive OR
	0 D				OR rAX ,	imm16/32			oszapc	osz.pc	a	oc	Logical Inclusive OR
	0F				Two-byte Instructions								
	10	r		:	L ADC r/m8,	r8		c	oszapc	oszapc			Add with Carry
	11	r		:	L ADC r/m16/32/64,	r16/32/64		c	oszapc	oszapc			Add with Carry
	12	r			ADC r8,	r/m8		c	oszapc	oszapc			Add with Carry
	13	r			ADC r16/32/64,	r/m16/32/64		c	oszapc	oszapc			Add with Carry
	14				ADC AL,	imm8		c	oszapc	oszapc			Add with Carry
	15				ADC rAX,	imm16/32		c	oszapc	oszapc			Add with Carry
	18	r			L SBB r/m8,	r8		c	oszapc	oszapc			Integer Subtraction with Borrow
	19	r			L SBB r/m16/32/64 ,	r16/32/64		c	oszapc	oszapc			Integer Subtraction with Borrow
	1A	r			SBB r8,	r/m8		c	oszapc	oszapc			Integer Subtraction with Borrow
	1B	r			SBB r16/32/64 ,	r/m16/32/64		c	oszapc	oszapc			Integer Subtraction with Borrow
	1C				SBB AL ,	imm8		c	oszapc	oszapc			Integer Subtraction with Borrow
	1D				SBB rAX ,	imm16/32		c	oszapc	oszapc			Integer Subtraction with Borrow
	20	r			L AND r/m8,	r8			oszapc	osz.pc	a	oc	Logical AND
	21	r			L AND r/m16/32/64,	r16/32/64			oszapc	osz.pc	a	oc	Logical AND
	22	r			AND r8,	r/m8			oszapc	osz.pc	a	oc	Logical AND
	23	r			AND r16/32/64,	r/m16/32/64			oszapc	osz.pc	a	oc	Logical AND
	24				AND AL,	imm8			oszapc	osz.pc	a	oc	Logical AND
	25				AND rAX,	imm16/32			oszapc	osz.pc	a	oc	Logical AND
26			E		null								Null Prefix in 64-bit Mode
	28	r		:	L SUB r/m8,	r8			oszapc	oszapc			Subtract
	29	r		:	L SUB r/m16/32/64 ,	r16/32/64			oszapc	oszapc			Subtract
	2A	r			SUB r8,	r/m8			oszapc	oszapc			Subtract
		r			SUB r16/32/64 ,	r/m16/32/64			oszapc	oszapc			Subtract
_	2C			\sqcup	SUB AL ,	imm8				oszapc			Subtract
	2D			\sqcup	SUB rAX ,	imm16/32			oszapc	oszapc			Subtract
2E			E		undefined								(branch hint prefixes have no effect in 64-bit mode)
2E			E		nul1								Null Prefix in 64-bit Mode
_		r		+	L XOR r/m8,	r8			oszapc	osz.pc	a	oc	Logical Exclusive OR
	31	r			L XOR r/m16/32/64,	r16/32/64			oszapc	osz.pc	a	oc	Logical Exclusive OR

33 2	
Note	
35	
18	
39	
39 7	
SA CMP r8, r/m8	
SB F CMP	
30	· ·
One	
BE Undefined (branch hint prefixes have no effect in 64-bit mode) BE Null Null Prefix in 64-bit Mode Access to new 8-bit registers Access to new 8-bit registers Extension of the r/m field, base field, or opcode Extension of the r/m field, base field, or opcode Extension of the SIB index field Extension of the SIB index field Extension of the ModR/M reg fie	
BE REX Null Prefix in 64-bit Mode Access to new 8-bit registers Access to new 8-bit registers Extension of the r/m field, base field, or opcode REX.B Extension of the SIB index field REX.X Extension of the SIB index field REX.X and REX.B combination REX.X and REX.B combination REX.X and REX.B combination REX.R and REX.R combination	ode)
Extension of the r/m field, base field, or opcoded to the rest field, or opcoded to the rest field to	
Extension of the r/m field, base field, or opcoded to the restriction of the restriction of the sile index field to the sile i	
42 E REX.X Extension of the SIB index field 43 E REX.XB REX.X and REX.B combination 44 E REX.R Extension of the ModR/M reg field 45 E REX.RB REX.R and REX.B combination 46 E REX.RX REX.R and REX.X combination 47 E REX.RXB REX.R, REX.X and REX.B combination 48 E REX.W 64 Bit Operand Size 49 E REX.WB REX.W and REX.B combination 4A E REX.WX REX.W and REX.X combination 4B E REX.WA REX.W and REX.R combination 4C E REX.WR REX.W and REX.R combination 4D E REX.WR REX.W, REX.R and REX.B combination 4E E REX.WR REX.W, REX.R and REX.B combination	reg field
### ### ##############################	
REX.RB REX.RB REX.RS REX.R and REX.B combination REX.R and REX.R combination REX.R and REX.X combination REX.R and REX.X combination REX.R, REX.X and REX.B combination REX.R, REX.X and REX.B combination REX.R, REX.X and REX.B combination REX.W and REX.B combination REX.W and REX.W combination REX.W and REX.X combination REX.W, REX.X and REX.B combination REX.W, REX.X and REX.B combination REX.W, REX.X and REX.B combination REX.W, REX.W, REX.R and REX.B combination	
REX.RX REX.RX REX.RX REX.RX and REX.X combination REX.R, REX.X and REX.B combination REX.R, REX.X and REX.B combination REX.W and REX.B combination REX.W and REX.W and REX.B combination REX.W and REX.X combination REX.W and REX.X combination REX.W, REX.X and REX.B combination REX.W, REX.R and REX.B combination REX.W, REX.R and REX.B combination REX.W, REX.R and REX.B combination	
47 E REX.RXB REX.X and REX.B combination 48 E REX.W 64 Bit Operand Size 49 E REX.WB REX.W and REX.B combination 4A E REX.WX REX.W and REX.X combination 4B E REX.WXB REX.WRB REX.WR REX.W and REX.R combination 4C E REX.WR REX.WR REX.WR REX.WR REX.WR REX.WR REX.W, REX.R and REX.B combination 4D E REX.WR REX.W, REX.R and REX.B combination	
48 E REX.W 49 E REX.WB REX.W and REX.B combination 4A E REX.WX REX.WX REX.WAND REX.W and REX.X combination 4B E REX.WXB REX.WR	
49 E REX.WB AND REX.W and REX.B combination REX.W and REX.X combination REX.W and REX.X combination REX.W, REX.X and REX.B combination REX.W, REX.X and REX.B combination REX.W and REX.R combination REX.W, REX.R and REX.B combination	
E REX.WX and REX.X combination REX.W and REX.X combination REX.W, REX.X and REX.B combination REX.W and REX.R combination REX.W and REX.R combination REX.W and REX.R combination REX.W, REX.R and REX.B combination REX.W, REX.R and REX.B combination REX.W, REX.R and REX.R combination	
4B E REX.WXB REX.X and REX.B combination 4C E REX.WR REX.W and REX.R combination 4D E REX.WRB REX.WRB REX.W, REX.R and REX.B combination 4E REX.W, REX.R and REX.X combination	
4C E REX.WR REX.W and REX.R combination 4D E REX.WRB REX.W, REX.R and REX.B combination 4E E REX.WRX REX.R and REX.X combination	
4D E REX.WRB REX.R and REX.B combination 4E E REX.WRX REX.R and REX.X combination	
4E E REX.WRX REX.R and REX.X combination	
AF PEV W DEV D DEV W DEV P DEV Y and DEV B combination	
TEA.W, REA.K, REA.K and REA.E COMMUNICATION	
50+r E PUSH r64/16 Push Word, Doubleword or Quadword Onto the Stack	
58+r E POP r64/16 Pop a Value from the Stack	
63 r E MOVSXD r32/64, r/m32 Move with Sign-Extension	
64 E undefined (branch hint prefixes have no effect in 64-bit m	ide)
GS segment override prefix	
65 undefined (used only with Jcc instructions)	
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
66 M no mnemonic sse2 Precision-size override prefix	
67 no mnemonic Address-size override prefix	
Push Word, Doubleword or Quadword Onto the Stack	
69 IMUL r16/32/64, r/m16/32/64, imm16/32 oszapc ocszap. Signed Multiply	
6A PUSH imm8 Push Word, Doubleword or Quadword Onto the Stack	
6B IMUL r16/32/64, r/m16/32/64, imm8 oszapc ocszap. Signed Multiply	
INS m8, DX	İ
6C f ¹ INSB m8, DX .d Input from Port to String	