stc_{cmp} subss fsqrtstosd jnle psubq unpcklps moverapemaxswaysentipe repnz sbb

outhrd jnle mulss sadbwidiv finit leave smsweth formovnbe push verr to the finit bts sight coutsw finit finit coutsw coutswe finit coutswe finit coutswe finit couts finit leave smsweth finit formovnbe push verr to the finit coutswe finit coutswe finit couts finit coutswe finit finit coutswe finit finit coutswe finit coutswe finit finit coutswe finit finit coutswe finit for the finit finit for the finit finit finit for the finit finit for the finit finit for the finit for the finit finit for the finit for the finit finit finit for the finite for the finit for t

X86 Instruction Reference 64-bit Edition

general, system, x87 FPU, MMX, SSE(1), SSE2, SSE3, SSSE3 instructions

ref.x86asm.net

 Advertisement		



X86 Instruction Reference, 64-bit Edition general, system, x87 FPU, MMX, SSE(1), SSE2, SSE3, SSSE3 instructions

Copyright © MazeGen

Second Edition, September 2008

Errata:

http://ref.x86asm.net/errata/64/instruction

Karel Lejska Bayerova 8 Brno 60200 Czech Republic

Product or corporate names may be trademarks or registered trademarks, and are used only for identification and explanation, without intent to infringe.

For comments, suggestions, questions or bug reports, please contact mazegen@gmail.com

For booking a computer-related ad in this reference, please contact mazegen@gmail.com

Credits: Christian Ludloff, Martin Mocko (vid), Anthony Lopes, Aquila, EliCZ, Cephexin

ISBN 978-80-254-2348-6

Quick Guide

- *mnemonic*: Instruction mnemonic itself. If the mnemonic is set up using *italic*, there is no oficial mnemonic and the present one is just a suggested one
- op1-op4: Up to four instruction operands. Implicate operands are set up using italic. Modified operands are **bold**. Implicate [RSP] operand is not indicated. If the op4 column contains only three dots '...', there are more than four operands
- pf. Prefix value, or if Primary opcode is present, fixed extraordinary prefix
- ∂F : Dedicated for $\partial x \partial F$ two-byte prefix
- *po*: Primary opcode. Second opcode byte in case of multi-byte opcodes. +*r* means a register code, from 0 through 7, added to the value
- so: Secondary opcode. Fixed appended value to the primary opcode
- *o*: Register/Opcode field. Either the value of an opcode extension (values from 0 through 7) or *r* indicates that the ModR/M byte contains a register operand and an r/m operand
- *proc*: Indicates the instruction's introductory processor. If the column is empty, it means that the instruction is supported since first implementation of Intel EM64T architecture.
- st: Indicates how is the instruction documented in the Intel manuals. D means fully documented. M means documented only marginally. U undocumented at all. Empty column means D
- m: Indicates the mode in which is the instruction valid. Virtual-8086 Mode and SMM is not taken into account. R applies for real, protected and 64-bit mode.
 P applies for protected and 64-bit mode. E applies for 64-bit mode. If this column is empty, it means R
- *rl*: The ring level, which is the instruction valid from (3 or 0). *f* indicates that the level depends on further flag(s)
- x: For general instructions, L indicates that the instruction is basically valid with LOCK (0xF0) prefix. For x87 FPU instructions, s incidates that the opcode performs additional push of a value to the register stack, p incidates that the opcode performs additional pop of the register stack, P pops twice
- *iext*: The instruction extension group, which was the opcode released on
- tested f, modif f, def f, undef f: For RFlags register, indicates these flags using odiszapc pattern. Present flag fits in with the appropriate group. For x87 FPU flags, indicates these flags using 1234 x87 FPU flag pattern. Present flag fits in with the appropriate group.
- fvalues: For RFlags register, indicates the values of flags, which are always set or cleared, using case—sensitive odiszapc flag pattern. Lower—case flag means cleared flag, upper—case means set flag. For x87 FPU flags, indicates these flags using 1234 x87 FPU flag pattern. Present flag holds its value
- description, notes: Generic description

Visit http://ref.x86asm.net for detailed guide.

General and System Instructions

			2	, I :			T . T	Τ,	11	11.5.5	1.6.6	1		I
mnemonic	op1	op2	op3 op	4 lex		o o proc	st:	m rl	x tested f		def f	undef f	f values	
ADC	r/m8,	r8			10	r				oszapc				Add with Carry
ADC	r/m16/32/64,	r16/32/64			11	r				oszapc				Add with Carry
ADC	r8,	r/m8			12	r		-	++	oszapc				Add with Carry
ADC	r16/32/64,	r/m16/32/64			13	r			c	oszapc	oszapc			Add with Carry
ADC	AL,	imm8			14	-				oszapc				Add with Carry
ADC	rAX,	imm16/32			15	-			c	oszapc	oszapc			Add with Carry
ADC	r/m8,	imm8			80	2			Lc	oszapc	oszapc			Add with Carry
ADC	r/m16/32/64,	imm16/32			81	2			Lc	oszapc	oszapc			Add with Carry
ADC	r/m16/32/64,	imm8			83	2			Lc	oszapc	oszapc			Add with Carry
ADD	r/m8,	r8			00	r			L	oszapc	oszapc			Add
ADD	r/m16/32/64,	r16/32/64			01	r			L	oszapc	oszapc			Add
ADD	r8,	r/m8			02	r				oszapc	oszapc			Add
ADD	r16/32/64,	r/m16/32/64			03	r				oszapc	oszapc			Add
ADD	AL,	imm8			04					oszapc	oszapc			Add
ADD	rAX,	imm16/32			05					oszapc	oszapc			Add
ADD	r/m8,	imm8			80	0			L	oszapc	oszapc			Add
ADD	r/m16/32/64,	imm16/32			81	0			L	oszapc	oszapc			Add
ADD	r/m16/32/64,	imm8			83	0			L	oszapc	oszapc			Add
AND	r/m8,	r8			20	r			L	oszapc	osz.pc	a	oc	Logical AND
AND	r/m16/32/64,	r16/32/64			21	r			L	oszapc	osz.pc	a	oc	Logical AND
AND	r8,	r/m8			22	r				oszapc	osz.pc	a	oc	Logical AND
AND	r16/32/64,	r/m16/32/64			23	r				oszapc	osz.pc	a	oc	Logical AND
AND	AL,	imm8			24					oszapc	osz.pc	a	oc	Logical AND
AND	rAX,	imm16/32			25					oszapc	osz.pc	a	oc	Logical AND
AND	r/m8,	imm8			80	4			L	oszapc	osz.pc	a	oc	Logical AND
AND	r/m16/32/64,	imm16/32			81	4			L	oszapc	osz.pc	a	oc	Logical AND
AND	r/m16/32/64,	imm8			83	4			L	oszapc	osz.pc	a	oc	Logical AND
BSF	r16/32/64,	r/m16/32/64			OF BC		D ¹⁴			oszapc	z	os.apc		Bit Scan Forward
BSR	r16/32/64,	r/m16/32/64			OF BD		D ¹⁴			oszapc	z	os.apc		Bit Scan Reverse
BSWAP	r16/32/64				0F C8+r									Byte Swap
BT	r/m16/32/64,	r16/32/64			0F A3					oszapc	c	oszap.		Bit Test
BT	r/m16/32/64,	imm8			OF BA	4				oszapc	c	oszap.		Bit Test
BTC	r/m16/32/64,	imm8			OF BA	7			L	oszapc	c	oszap.		Bit Test and Complement
BTC	r/m16/32/64,	r16/32/64			OF BB				L	oszapc	c	oszap.		Bit Test and Complement
BTR	r/m16/32/64,	r16/32/64			0F B3				L	oszapc	c	oszap.		Bit Test and Reset
BTR	r/m16/32/64,	imm8			OF BA	6			L	oszapc				Bit Test and Reset
BTS	r/m16/32/64,	r16/32/64			OF AB				L	oszapc	c	oszap.		Bit Test and Set
BTS	r/m16/32/64,	imm8			OF BA	5			L	oszapc				Bit Test and Set
CALL	re132				E8	П	D ¹⁶	E						Call Procedure
CALL	r/m64				FF	2	D ¹⁶	E						Call Procedure
CALLF	r/m16:16/32/64				FF	3	D ₆							Call Procedure
CUTIL	1/11110.10/32/04				E E		ַ ע							Call Hoceante

mnemonic				ond i arri	nf OF no	96	olpres =	F	₂₁	x tested f	modif f	def f	undof f	f 772 1 120 -	description, notes
CBW	op1 AH,	op2	op3 (oba text	br or bo	30	O Proc 8	C III	+++	Lesteu 1	IIIOGII I	det t	under I	_ values	description, notes
CWDE	AH, EAX,	AX			98	l l		p.					ļ i		Convert
	EAX, RAX,	EAX			98	H		1					ļ i		SOMVELE
CDQE	ww.	DOA		$\overline{}$	F8	\vdash	++	+	+	+	 -	c	 		Clear Carry Flag
CLD				$\overline{}$	FC FC	-	++	+	+	+			 		Clear Carry Flag Clear Direction Flag
1				$\overline{}$		_	++	+	_1	+	.d		 		-
CLI				$\overline{}$	FA	-	+	\bot	f ¹		i	i	<u> </u>	1	Clear Interrupt Flag
CMC				$\overline{}$	F5	Ш	+	\bot	\sqcup	c	c	c	<u> </u>	<u> </u>	Complement Carry Flag
CMOVB	r16/32/64,	r/m16/32/64				l l							ļ i		
CMOVNAE	r16/32/64,	r/m16/32/64			0F 42	H	r			c	:		ļ į		Conditional Move - below/not above or equal/carry (CF=1)
CMOVC	r16/32/64,	r/m16/32/64		\longrightarrow		Ш	+	+	\vdash	+		<u> </u>		<u> </u>	
CMOVBE	r16/32/64,	r/m16/32/64			OF 46	l l	r			zc			ļ i		
CMOVNA	r16/32/64,	r/m16/32/64		\longrightarrow		Щ	+	+	\vdash	+			<u> </u>	<u> </u>	
CMOVL	r16/32/64,	r/m16/32/64			OF 4C	l l	r			os			ļ i		Conditional Move - less/not greater (SF!=OF)
CMOVNGE	r16/32/64,	r/m16/32/64		\longrightarrow		Щ	+	+	\vdash	1			<u> </u>	<u> </u>	* ' ' '
CMOVLE	r16/32/64,	r/m16/32/64			OF 4E	l l	r			osz			ļ i		
CMOVNG	r16/32/64,	r/m16/32/64		\longrightarrow		Ш	+	+	\vdash	+			<u> </u>		2 1 3 11 (1) 31 (21) 32//
CMOVNB	r16/32/64,	r/m16/32/64				l l							ļ i		<u> </u>
CMOVAE	r16/32/64,	r/m16/32/64			OF 43	l l	r			c			ļ i		Conditional Move - not below/above or equal/not carry (CF=0)
CMOVNC	r16/32/64,	r/m16/32/64		\longrightarrow		Щ	+	+	\vdash	+		 	<u> </u>	 	
CMOVNBE	r16/32/64,	r/m16/32/64			OF 47	l l	r			zc			ļ i		Conditional Move - not below or equal/above (CF=0 AND ZF=0)
CMOVA	r16/32/64,	r/m16/32/64		\longrightarrow		\sqcup	++	+	\vdash	+		 	<u> </u>	 	
CMOVNL	r16/32/64,	r/m16/32/64			0F 4D	l l	r			os			ļ i		Conditional Move - not less/greater or equal (SF=OF)
CMOVGE	r16/32/64,	r/m16/32/64						4)							
CMOVNLE	r16/32/64,	r/m16/32/64			OF 4F		r			osz					Conditional Move - not less nor equal/greater ((ZF=0) AND (SF=OF))
CMOVG	r16/32/64,	r/m16/32/64						+							
CMOVNO	r16/32/64,	r/m16/32/64		\Box	0F 41	П	r	1	\vdash	0					Conditional Move - not overflow (OF=0)
CMOVNP	r16/32/64,	r/m16/32/64			0F 4B	l l	r			p.			ļ i		Conditional Move - not parity/parity odd
CMOVPO	r16/32/64,	r/m16/32/64		\longrightarrow		ш	++	+	\vdash			 		 	
CMOVNS	r16/32/64,	r/m16/32/64		\longrightarrow	0F 49	Щ	r	+	\vdash	s		 	<u> </u>	 	Conditional Move - not sign (SF=0)
CMOVNZ	r16/32/64,	r/m16/32/64			OF 45		r			z			ļ i		Conditional Move - not zero/not equal (ZF=1)
CMOVNE	r16/32/64,	r/m16/32/64		\longrightarrow		ш	++	+	\vdash			 		 	-
CMOVO	r16/32/64,	r/m16/32/64		\longrightarrow	0F 40	Щ	r	+	\vdash	0		 	<u> </u>	 	Conditional Move - overflow (OF=1)
CMOVP	r16/32/64,	r/m16/32/64			OF 4A	l l	r			p.			ļ i		Conditional Move - parity/parity even (PF=1)
CMOVPE	r16/32/64,	r/m16/32/64		\longrightarrow		Н	++	+	\vdash			 		 	
CMOVS	r16/32/64,	r/m16/32/64		\longrightarrow	OF 48	Ш	r	+	\vdash	s			<u> </u>		Conditional Move - sign (SF=1)
CMOVZ	r16/32/64,	r/m16/32/64			OF 44		r			z			ļ i		Conditional Move - zero/equal (ZF=0)
CMOVE	r16/32/64,	r/m16/32/64		\longrightarrow		ш	++	+	\vdash	+		 		 	
CMP	r/m8,	r8		\longrightarrow	38	-	r	+	\vdash	+		oszapc	<u> </u>	 	Compare Two Operands
CMP	r/m16/32/64,	r16/32/64		\longrightarrow	39	-	r	+	\vdash			oszapc	<u> </u>		Compare Two Operands
CMP	r8,	r/m8		\longrightarrow	3A	_	r	\bot	\sqcup			oszapc		<u> </u>	Compare Two Operands
CMP	r16/32/64,	r/m16/32/64		\perp	3в	_	r	4	\sqcup			oszapc		<u> </u>	Compare Two Operands
CMP	AL,	imm8			3C	_	+	_	\sqcup			oszapc		<u> </u>	Compare Two Operands
CMP	rAX,	imm16/32			3D	_	\bot	\perp	Ш		oszapc	oszapc		<u> </u>	Compare Two Operands
CMP	r/m8,	imm8			80	_	7	丄	Ш		oszapc	oszapc			Compare Two Operands
CMP	r/m16/32/64,	imm16/32			81		7	\perp	Ш	\perp	oszapc	oszapc			Compare Two Operands