X86 Instruction Reference 32-bit Edition

general, system, x87 FPU, MMX, SSE(1), SSE2, SSE3, SSSE3 instructions

ref.x86asm.net

_	Advertisement	



X86 Instruction Reference, 32-bit Edition general, system, x87 FPU, MMX, SSE(1), SSE2, SSE3, SSSE3 instructions

Copyright © MazeGen

Second Edition, September 2008

Errata:

http://ref.x86asm.net/errata/32/instruction

Karel Lejska Bayerova 8 Brno 60200 Czech Republic

Product or corporate names may be trademarks or registered trademarks, and are used only for identification and explanation, without intent to infringe.

For comments, suggestions, questions or bug reports, please contact mazegen@gmail.com

For booking a computer-related ad in this reference, please contact mazegen@gmail.com

Credits: Christian Ludloff, Martin Mocko (vid), Anthony Lopes, Aquila, EliCZ, Cephexin

ISBN 978-80-254-2347-9

Quick Guide

- *mnemonic*: Instruction mnemonic itself. If the mnemonic is set up using *italic*, there is no oficial mnemonic and the present one is just a suggested one
- op1-op4: Up to four instruction operands. Implicate operands are set up using *italic*. Modified operands are **bold**. Implicate SS:[eSP] operand is not indicated. If the op4 column contains only three dots '...', there are more than four operands
- pf: Prefix value, or if Primary opcode is present, fixed extraordinary prefix
- 0F: Dedicated for 0x0F two-byte prefix
- *po*: Primary opcode. Second opcode byte in case of multi-byte opcodes. +*r* means a register code, from 0 through 7, added to the value
- so: Secondary opcode. Fixed appended value to the primary opcode
- *o*: Register/Opcode field. Either the value of an opcode extension (values from 0 through 7) or *r* indicates that the ModR/M byte contains a register operand and an r/m operand
- *proc*: Indicates the instruction's introductory processor. If the column is empty, it means 8086 processor.
- st: Indicates how is the instruction documented in the Intel manuals. D means fully documented. M means documented only marginally. U undocumented at all. Empty column means D
- *m*: Indicates the mode in which is the instruction valid. Virtual-8086 Mode and SMM is not taken into account. *R* applies for real and protected mode. *P* applies for protected mode. If this column is empty, it means *R*
- *rl*: The ring level, which is the instruction valid from (3 or 0). *f* indicates that the level depends on further flag(s)
- x: For general instructions, L indicates that the instruction is basically valid with LOCK (0xF0) prefix. For x87 FPU instructions, s incidates that the opcode performs additional push of a value to the register stack, p incidates that the opcode performs additional pop of the register stack, P pops twice
- *iext*: The instruction extension group, which was the opcode released on
- tested f, modif f, def f, undef f: For EFlags register, indicates these flags using odiszapc pattern. Present flag fits in with the appropriate group. For x87 FPU flags, indicates these flags using 1234 x87 FPU flag pattern. Present flag fits in with the appropriate group.
- fvalues: For EFlags register, indicates the values of flags, which are always set or cleared, using case—sensitive odiszapc flag pattern. Lower—case flag means cleared flag, upper—case means set flag. For x87 FPU flags, indicates these flags using 1234 x87 FPU flag pattern. Present flag holds its value
- description, notes: Generic description

Visit http://ref.x86asm.net for detailed guide.

General and System Instructions

mnemonio	c op1	op2 op3	op4	iext	pf OF po so	o proc	str	n rl	x tes	sted f	modif f d	def f	undef f	f values	description, notes
AAA	AL,	AH			37					a	oszapc	a.c	osz.p.		ASCII Adjust After Addition
AAD	AL,	AH			D5 0A				Ħ		oszapc				ASCII Adjust AX Before Division
AAM	AL,	AH			D4 0A						oszapc				ASCII Adjust AX After Multiply
AAS	AL,	AH			3F				l	a	oszapc	a.c	osz.p.		ASCII Adjust AL After Subtraction
ADC	r/m8,	r8			10	r			L	c	oszapc o.	.szapc			Add with Carry
ADC	r/m16/32,	r16/32			11	r			L	c	oszapc o.	.szapc			Add with Carry
ADC	r8,	r/m8			12	r			l	c	oszapc o.	.szapc			Add with Carry
ADC	r16/32,	r/m16/32			13	r			l	c	oszapc o.	.szapc			Add with Carry
ADC	AL,	imm8			14				 	c	oszapc o.	.szapc			Add with Carry
ADC	eAX,	imm16/32			15				l	c	oszapc o.	.szapc			Add with Carry
ADC	r/m8,	imm8			80	2			L	c	oszapc o.	.szapc			Add with Carry
ADC	r/m16/32,	imm16/32			81	2			L	c	oszapc o.	.szapc			Add with Carry
ADC	r/m8,	imm8			82	2			L	c	oszapc o.	.szapc			Add with Carry
ADC	r/m16/32,	imm8			83	2			L	c	oszapc o.	.szapc			Add with Carry
ADD	r/m8,	r8			00	r			L		oszapc o.	.szapc			Add
ADD	r/m16/32,	r16/32			01	r			L		oszapc o.	.szapc			Add
ADD	r8,	r/m8			02	r					oszapc o.	.szapc			Add
ADD	r16/32,	r/m16/32			03	r					oszapc o.	.szapc			Add
ADD	AL,	imm8			04						oszapc o.	.szapc			Add
ADD	eAX,	imm16/32			05						oszapc o.	.szapc			Add
ADD	r/m8,	imm8			80	0			L		oszapc o.	.szapc			Add
ADD	r/m16/32,	imm16/32			81	0			L		oszapc o.	.szapc			Add
ADD	r/m8,	imm8			82	0			L		oszapc o.	.szapc			Add
ADD	r/m16/32,	imm8			83	0			L		oszapc o.	.szapc			Add
ADX	AL,	AH, imm8			D5						oszapc	.sz.p.	oa.c		Adjust AX Before Division
AMX	AL,	AH, imm8			D4						oszapc	.sz.p.	oa.c		Adjust AX After Multiply
AND	r/m8,	r8			20	r			L		oszapc o.	.sz.pc	a	0C	Logical AND
AND	r/m16/32,	r16/32			21	r			L		oszapc o.	.sz.pc	a	oc	Logical AND
AND	r8,	r/m8			22	r					oszapc o.	.sz.pc	a	oc	Logical AND
AND	r16/32,	r/m16/32			23	r					oszapc o.	.sz.pc	a	oc	Logical AND
AND	AL,	imm8			24						oszapc o.	.sz.pc	a	oc	Logical AND
AND	eAX,	imm16/32			25						oszapc o.	.sz.pc	a	oc	Logical AND
AND	r/m8,	imm8			80	4			L		oszapc o.	.sz.pc	a	0c	Logical AND
AND	r/m16/32,	imm16/32			81	4			L		oszapc o.	.sz.pc	a.	oc	Logical AND
AND	r/m8,	imm8			82	4			L		oszapc o.	.sz.pc	a	oc	Logical AND
AND	r/m16/32,	imm8			83	4 03+			L		oszapc o.	.sz.pc	a	oc	Logical AND
ARPL	r/m16,	r16			63	r 02+			Ш	1	z	z			Adjust RPL Field of Segment Selector
BOUND	r16/32,	m16/32&16/32, eFlags			62	r 01+		f			i	i		i	Check Array Index Against Bounds
BSF	r16/32,	r/m16/32			OF BC	03+	D				oszapc	z	os.apc		Bit Scan Forward
BSR	r16/32,	r/m16/32			OF BD	03+	D				oszapc	z	os.apc		Bit Scan Reverse
BSWAP	r16/32				0F C8+r	04+									Byte Swap
BT	r/m16/32,	r16/32			OF A3	03+					oszapc	c	oszap.		Bit Test
								-							

				_			_	_						
mnemonic	op1	op2	op3 op4	iext	pf OF po s	o o pro	c st	m rl	x tested f	modif f	def f	undef f	f values	description, notes
BT	r/m16/32,	imm8			OF BA	4 03+				oszapc	c	oszap.		Bit Test
BTC	r/m16/32,	imm8			OF BA	7 03+			L	oszapc	c	oszap.		Bit Test and Complement
BTC	r/m16/32,	r16/32			OF BB	03+			L	oszapc	c	oszap.		Bit Test and Complement
BTR	r/m16/32,	r16/32			0F B3	03+			L	oszapc	c	oszap.		Bit Test and Reset
BTR	r/m16/32,	imm8			OF BA	6 03+			L	oszapc	c	oszap.		Bit Test and Reset
BTS	r/m16/32,	r16/32			OF AB	03+			L	oszapc	c	oszap.		Bit Test and Set
BTS	r/m16/32,	imm8			OF BA	5 03+			L	oszapc	c	oszap.		Bit Test and Set
CALL	rel16/32				E8									Call Procedure
CALL	r/m16/32				FF	2								Call Procedure
CALLF	ptr16:16/32				9A	П								Call Procedure
CALLF	r/m16:16/32				FF	3	D							Call Procedure
CBW	AH,	AL			98		+							Convert Byte to Word
CDQ	EDX,	EAX			99	03+								Convert Doubleword to Quadword
CLC	2211				F8	1	+				C			Clear Carry Flag
CLD					FC	++-	+				.d			Clear Direction Flag
							+	1						-
CLI					FA		\perp	f ¹		i	i		i	Clear Interrupt Flag
CMC					F5				c	c	c			Complement Carry Flag
CMOVB	r16/32,	r/m16/32												
CMOVNAE	r16/32,	r/m16/32			0F 42	r PP+			c					Conditional Move - below/not above or equal/carry (CF=1)
CMOVC	r16/32,	r/m16/32					\perp							
CMOVBE	r16/32,	r/m16/32			0F 46	r PP+			zc					
CMOVNA	r16/32,	r/m16/32					\perp		4					,
CMOVL	r16/32,	r/m16/32			0F 4C	r PP+			os					
CMOVNGE	r16/32,	r/m16/32			**									
CMOVLE	r16/32,	r/m16/32			0F 4E	r PP+	17		osz					
CMOVNG	r16/32,	r/m16/32			11									
CMOVNB	r16/32,	r/m16/32												
CMOVAE	r16/32,	r/m16/32			0F 43	r PP+			c					Conditional Move - not below/above or equal/not carry (CF=0)
CMOVNC	r16/32,	r/m16/32					\perp							
CMOVNBE	r16/32,	r/m16/32			0F 47	r PP+			zc					Conditional Move - not below or equal/above (CF=0 AND ZF=0)
CMOVA	r16/32,	r/m16/32			**		\perp							
CMOVNL	r16/32,	r/m16/32			0F 4D	r PP+			os					
CMOVGE	r16/32,	r/m16/32			**									
CMOVNLE	r16/32,	r/m16/32			0F 4F	r PP+			osz					
CMOVG	r16/32,	r/m16/32					$\perp \perp$							
CMOVNO	r16/32,	r/m16/32			OF 41	r PP+	\perp		0					Conditional Move - not overflow (OF=0)
CMOVNP	r16/32,	r/m16/32			0F 4B	r PP+			p.					
CMOVPO	r16/32,	r/m16/32			01 15				р.					ostatelonal note parity/parity odd
CMOVNS	r16/32,	r/m16/32			0F 49	r PP+			s					Conditional Move - not sign (SF=0)
CMOVNZ	r16/32,	r/m16/32			0F 45	r PP+			7					
CMOVNE	r16/32,	r/m16/32			01.43	TIFFT			z					conditional move - not zero/not equal (2r-1)
CMOVO	r16/32,	r/m16/32			0F 40	r PP+			0					Conditional Move - overflow (OF=1)
CMOVP	r16/32,	r/m16/32			OE 43	2 DD :								Conditional Move - parity/parity even (PF=1)
CMOVPE	r16/32,	r/m16/32			OF 4A	r PP+			p.					conditional move - parity/parity even (FF=1)
CMOVS	r16/32,	r/m16/32			OF 48	r PP+			s					Conditional Move - sign (SF=1)