```
1   `timescale 1ns / 1ps
2   /***************************** C E C S  4 4 0 ******************************
3    *
4    * File Name:  regfile32.v
5    * Project:    Lab_Assignment_2
6    * Designer:   Rosswell Tiongco
7    * Email:      rosswelltiongco@gmail.com
8    * Rev. No.:   Version 1.0
9    * Rev. Date:  Current Rev. Date
10   *
11   * Purpose: The Register File is the component that contains the "user
12   *          registers" for the processor. Writing is done synchronously to
13   *          the clock, whereas reading is done asynchronously. The core
14   *          memory is a 32 wide by 32 deep register array
15   *
16   * Notes:
17   *
18   ***********************************************************************/
19  module regfile32(clk, reset, S_Addr, D, D_En, D_Addr, T_Addr, S, T);
20      input         clk, reset, D_En;
21      input  [ 4:0] D_Addr, S_Addr, T_Addr;
22      input  [31:0] D;
23      output [31:0] S, T;
24
25      // Instantiating a 32x32 register array
26      reg [31:0] memory [31:0];
27
28      // Synchronous Write Section
29      // Behaviorally modeled - sensitive to posedge clk, posedge rst
30      always @ (posedge clk, posedge reset) begin
31          // Clear register 0 if reset
32          if (reset)
33              memory[0] <= 32'h0;
34          // Prevent writing to memory location 0
35          else if (D_En == 1'b1 && D_Addr != 5'b0)
36              memory[D_Addr] <= D;
37          else
38              memory[D_Addr] <= memory[D_Addr];
39      end
40
41      // Asynchronous read Section - using continuous assign statements
42     assign S = (reset) ? 32'b0 : memory[S_Addr];
43     assign T = (reset) ? 32'b0 : memory[T_Addr];
44
45  endmodule
46
```