```
1
     `timescale 1ns / 1ps
     2
 3
 4
     * File Name: regfile32.v
 5
     * Project: Lab Assignment 2
     * Designer: Rosswell Tiongco
 6
7
     * Email:
                 rosswelltiongco@gmail.com
8
     * Rev. No.: Version 1.0
     * Rev. Date: Current Rev. Date
9
10
11
     * Purpose: The Register File is the component that contains the "user
12
               registers" for the processor. Writing is done synchronously to
               the clock, whereas reading is done asynchronously. The core
13
               memory is a 32 wide by 32 deep register array
14
15
16
     * Notes:
17
     *******************************
18
19
    module regfile32(clk, reset, S Addr, D, D En, D Addr, T Addr, S, T);
20
        input
                    clk, reset, D En;
21
        input [ 4:0] D Addr, S Addr, T Addr;
22
        input [31:0] D;
23
        output [31:0] S, T;
2.4
25
        // Instantiating a 32x32 register array
26
        reg [31:0] memory [31:0];
27
28
        // Synchronous Write Section
29
        // Behaviorally modeled - sensitive to posedge clk, posedge rst
30
        always @ (posedge clk, posedge reset) begin
31
            // Clear register 0 if reset
32
            if (reset)
33
               memory[0] <= 32'h0;
34
            // Prevent writing to memory location 0
35
            else if (D En == 1'b1 && D Addr != 5'b0)
36
               memory[D Addr] <= D;</pre>
37
            else
38
                memory[D Addr] <= memory[D Addr];</pre>
39
        end
40
41
        // Asynchronous read Section - using continuous assign statements
       assign S = (reset) ? 32'b0 : memory[S Addr];
42
43
       assign T = (reset) ? 32'b0 : memory[T Addr];
44
45
    endmodule
46
```