```
1   `timescale 1ns / 1ps
2
3   /***************************** C E C S  4 4 0 ******************************
4    *
5    * File Name:  regfile32_TB.v
6    * Project:    Lab_Assignment_2
7    * Designer:   Rosswell Tiongco
8    * Email:      rosswelltiongco@gmail.com
9    * Rev. No.:   Version 1.0
10   * Rev. Date:  Current Rev. Date
11   *
12   * Purpose: To verify the validity of the register file, three requirements
13   *          are to be met
14   *          1) Display initial contents of all 32 registers $readmemh
15   *          2) Write new values to reg file based on customer's pattern
16   *          3) Display updated contents of all 32 registers
17   *
18   * Notes:
19   *
20   ***********************************************************************/
21
22  module regfile32_TB;
23
24     // Inputs
25     reg         clk,    reset,  D_En;
26     reg  [ 4:0] S_Addr, D_Addr, T_Addr;
27     reg  [31:0] D;
28
29     // Outputs
30     wire [31:0] S, T;
31
32     // Instantiate the Unit Under Test (UUT)
33     regfile32 uut (
34        .clk(clk),
35        .reset(reset),
36        .S_Addr(S_Addr),
37        .D(D),
38        .D_En(D_En),
39        .D_Addr(D_Addr),
40        .T_Addr(T_Addr),
41        .S(S),
42        .T(T)
43     );
44
45     // Variable declaration
46     integer i = 0;
47     reg [31:0] memory [31:0];
48     always #5 clk = ~clk;
49
50     initial begin
51        $display("\n\nCECS440 Register File Testbench");
52        clk = 0;
53        reset = 0;
54        S_Addr = 0;
55        D = 0;
56        D_En = 0;
57        D_Addr = 0;
```

```
58          T_Addr = 0;
59
60          // Initializing registers
61          $display("\n\nINITIALIZING REGISTERS");
62          $readmemh("IntReg_Lab2.dat",memory);
63          D_En = 1;
64          for (i = 0; i < 32; i = i + 1) begin
65             D = memory[D_Addr];
66             @ (posedge clk) D_Addr = D_Addr + 1;
67          end
68          D_En = 0;
69
70          //One time reset assertion
71          @ (negedge clk) reset = 1'b1;
72          @ (negedge clk) reset = 1'b0;
73
74          // Formatting time
75          // $timeformat [ ( units_number , precision_number ,
76          //                 suffix_string , minimum_field_width ) ] ;
77          $timeformat(-9,3,"ns",5);
78
79          // 1) Display initial contents of all 32 registers $readmemh
80          reg_dump();
81          // 2) Write new values to reg file based on customer's pattern
82          reg_write();
83          // 3) Display updated contents of all 32 registers
84          reg_dump();
85
86       end
87
88    // The register dump task displays the address and its contents
89    task reg_dump(); begin
90       #1 $display("\n\nREADING REGISTERS");
91        for (i = 0; i < 16; i = i + 1)begin
92            // Assigning ALL INPUTS on the negative edge of clk
93            @ (negedge clk) begin
94                reset = 0;
95                D_En = 0;
96                D = 0;
97                D_Addr = 0;
98                S_Addr = i;
99                T_Addr = S_Addr + 16;
100           end
101           // Reading values on the positive edge of clk
102           @ (posedge clk)
103               #1 $display("Time %t || S_Addr: %h  S:%h || T_Addr:%h  T:%h",
104                           $time, S_Addr, S, T_Addr, T);
105       end
106   end
107   endtask
108
109   // The register write task writes the customer's required pattern
110   task reg_write(); begin
111      #1 $display("\n\nWRITING TO REGISTERS");
112       // Writing pattern to the register file
113       // Start at 1, since register 0 is reserved and not written to
114       for (i = 1; i < 32; i = i + 1) begin
```

```
115         // Assigning ALL INPUTS on the negative edge of clk
116         @ (negedge clk)
117             D_Addr = i;
118             D = ((~i) << 8 ) + (-65536 * i ) + i;
119             S_Addr = 0;  T_Addr = 0;
120             D_En = 1; ; reset = 0;
121         end
122     end
123     endtask
124 
125 
126     endmodule
```