Seven-Segment Display Controller Using Counters (Feb 2020)

Joshua A. Rothe, Student, Johns Hopkins University, Whiting School of Engineering

Table	of Contents	
I. In	troduction	. 1
II.	Procedure	. 1
A.	pulseGenerator.vhd	. 1
В.	seg7_controller.vhd	. 1
C.	shiftReg	. 1
D.	lab3_top.vhd	. 1
III.	Testing Strategy	. 2
IV.	Analysis/Conclusion	. 3
Appen	dix	. 3
A.	Lab 3 Top Module	. 3
B.	7-Segment Controller Module	. 3
C.	Shift Register Module	. 4
D.	Pulse Generator Module	. 5
Ε.	Testbench – Shift Register	. 5
F.	Testbench – 7-Segment Controller	. 6
G.	Testbench – Lab 3 Top Module	. 6
Н.	7-Segment Display Simulation Decoder Module	. 7
I.	Utilization Report	.7
т	Constraints File	٥

I. INTRODUCTION

THIS task took the concepts from the previous labs (using processes to control a 7-segment display) and built on it by adding additional functionality by way of a shift register and a more advanced controller to display different scrolling values simultaneously. This was done by using pulse generators to generate the enable pulses for both the 7-segment display (toggling anodes at the specified refresh rate to display multiple different values as needed) as well as the much slower shifting of values across the display. Each module was coded and tested individually before the final design was programmed into the Nexys 4 DDR Development Board and the functionality verified.

II. PROCEDURE

A. pulseGenerator.vhd

The pulse generator was coded as a simple module that took the clock signal and used a count to output a pulse that triggers only once every N clock cycles, with N being a generic that is configurable as a top-level constant. This allows the module to be reused multiple times – it is good to strive for reusability and to standardize modules whenever possible.

B. seg7_controller.vhd

The 7-segment controller instantiated the seg7hex.vhd module from previous labs as well as a pulse generator that generated an enable signal at a refresh rate of 1 kHz (assuming the top level clock is 100 MHz – the pulse generator divides the clock by a certain number of counts so if you simulate at a faster speed, the functionality will be the same albeit sped up for simulation purposes).




Fig. 1 – Block Diagram of 7 Segment Controller

Using the enable pulse it cycled through the different anodes and 7 segment inputs, so that all 8 different individual inputs were displayed on the 8 different displays.

C. shiftReg

The shift register constantly held the output values for the 7-segment controller to allow it to read and display these values on the board. Using a very slow pulse of 1 Hz (to allow for a visible scrolling effect to the human eye) it was able to take in values from switches 3 through 0 as inputs and shift them through the registers as specified in the lab prompt.

D. lab3_top.vhd

All of the above modules were instantiated and connected in a top level. The constant values for the generics were also initialized to allow the pulse generators to function at the proper speeds.




Fig. 2 – Block Diagram of Lab 3

As before, the LEDs also display all switch activity on the board (not shown in the block diagram).

III. TESTING STRATEGY

Testbenches for both the 7-segment controller as well as the shift register were created to verify functionality of both modules before instantiating them in the top module. This ended up being helpful in debugging, as the constant declaration was incorrect which caused issues with the scrolling and display of values (using integers fixed this nicely).




Fig. 3 – 7-Segment Display Testbench Waveform

The above testbench was simple – with different values for each input (and a sped-up pulse), the module cycled through the values for the anodes and the 7-segment display.




Fig 4. - Shift Register Testbench Waveform

The shift register testbench was likewise pretty simple – observe how the values shifted through the register (note the slower pulse skipped every other input value, as the regIn values were cycled through at a faster pace than the pulse was).

A top level testbench was also created to verify top level functionality (and also to debug why it was not working – it was observed that the constant values were not holding the numbers they needed to, so this was fixed).




Fig. 5 - Top Level Testbench Waveform

The above waveform was only simulated for two real seconds due to the length of time simulation was taking — it was observed that the proper values were being shifted along the display as required, so the simulation was stopped in favor of hardware testing.

Finally, the whole program was synthesized and tested on the board, where (with the proper constants) the display shifted the values as specified at an easily visible pace, and the reset functionality would re-initialize it at all zeroes but immediately begin shifting the values again according to the input switches.

IV. ANALYSIS/CONCLUSION

The utilization for this lab was estimated as follows: one clock buffer (for one clock source and no timing constraints set), 50 FPGA IOs (one 16-bit input, one 16-bit output, two 8-bit outputs, and two 1-bit inputs), no registers as latches (because every if statement was controlled by a clock or enable, and is synchronous) and 113 slice registers (properly clocked/strobed registers - 8 4-bit signals going from shiftReg to seg7_controller is 32; the 7-segment controller has synchronous processes with 3, 8, and 4 bits used, respectively, which is 15; and each pulse generator holds a 32 bit count value (all integers are synthesized as 32 bits in Xilinx) as well as one bit register for the clear, making 33 registers each; adding 32, 15, 33, and 33 makes 113. All of these estimates were correct and consistent with synthesis - unsigned values could have been used instead of integers to reduce register utilization for the count values, and this will be reworked in future labs for efficiency.

Resources	Estimate Used	Actual Used
Slice Registers	113	113
Register Latches	0	О
Clock Buffers	1	1
Number of IOs	50	50

Fig. 5 - Resource Utilization

In addition, the FPGA also functioned consistently with the specification once the proper count values were loaded into the pulse generators, with the count cycling across the display and resetting with a press of BTNC. This exercise in module instantiation and reuse will be built upon in later labs, so successful functionality was vital and appreciated.

APPENDIX

The following sections include the source code for the lab as well as the synthesis and utilization reports. These files are also included in the lab submission as separate files for easier viewing. The seg7hex.vhd file is not displayed here since it is trivial to this report, but it is nevertheless included in the submission folder.

A. Lab 3 Top Module

```
-- lab3 top.vhd, written by Josh Rothe 5 Feb 2020
 -- this module instantiates the 7 segment controller, shift
reg,
    and pulse generator/clk divider to shift LCD values
continuously
 -- across a display
 library ieee;
 use ieee.std logic 1164.all;
 use ieee.numeric std.all;
 use work.all;
 entity lab3_top is port (
         : in std logic;
  clk
  bt.nc
           : in std logic:
                                           -- reset
         : in std_logic_vector(15 downto 0); -- switches
  SW
(16 switches)
         : out std_logic_vector(15 downto 0); -- LEDs (16
  led
LEDs)
  seg7_cath : out std_logic_vector(7 downto 0); --
                                                        seq7
display signals
           : out std_logic_vector(7 downto 0)
  an
  );
 end lab3_top;
```

```
architecture behavior of lab3 top is
  -- signal instantiation
 signal s_pulse : std_logic;
signal s_displayChar7 : std_logic_vector(3 downto 0);
  signal s_displayChar6 : std_logic_vector(3 downto 0);
  signal s_displayChar5 : std_logic_vector(3 downto 0);
  signal s_displayChar4 : std_logic_vector(3 downto 0);
  signal s_displayChar3 : std_logic_vector(3 downto 0);
  signal s_displayChar2 : std_logic_vector(3 downto 0);
  signal s_displayChar1 : std_logic_vector(3 downto 0);
  signal s_displayChar0 : std_logic_vector(3 downto 0);
  -- constant definition
                      : integer := 100000000; -- to convert
 constant c_oneHz
from 100Mhz to 1Hz
 constant c_onekHz
                      : integer := 100000;
                                                 -- to convert
from 100Mhz to 1kHz
  -- alias definition
 alias a_swDisplayVal is sw(3 downto 0);
                                               -- input value
from switches
 begin
  -- instantiate components, top lvl signals on right
  pulseGen_1Hz_inst1 : entity pulseGenerator
  generic map(maxCount => c_oneHz)
  generic map ....
port map ( clk =>
    reset => btnc,
                        => clk,
          pulseOut => s pulse
  -- shift register handles the shifting/propagation of
display values
  shiftReg_inst1
                   : entity shiftReg
  port map ( clk
                        => clk,
          reset
                   => btnc.
          enable
                   => s_pulse,
          regOut7
                   => s displayChar7,
          regOut6
                   => s_displayChar6,
          regOut5
                   => s displayChar5,
          regOut4
                   => s_displayChar4,
          regOut3
                   => s displayChar3,
          regOut2
                   => s displayChar2,
          regOut1
                   => s_displayChar1,
          regOut0
                   => s displayChar0,
                    => a_swDisplayVal
          regIn
  );
  -- controller reads whatever value the shift register
presents it
  seg7_controller_inst1 : entity seg7_controller
  generic map ( pulseDiv => c_onekHz) --
                                                          1kHz
constant in
  port map
            ( clk
                        => clk,
                      => btnc,
            reset
                   => seg7_cath,
            en
            sigIn7
                     => s displayChar7,
                      => s displayChar6,
            sigIn6
                      => s displayChar5,
            sigIn5
            sigIn4
                      => s_displayChar4,
            sigIn3
                      => s displayChar3,
            sigIn2
                      => s_displayChar2,
            sigIn1
                      => s displayChar1,
                     => s_displayChar0,
            sigIn0
                    => an
  -- LEDs indicate switch toggle, all switches enabled
  end behavior;
B. 7-Segment Controller Module
-- seg7 controller.vhd, written by Josh Rothe 5 Feb 2020
-- This defines a 7 segment display controller that utilizes
-- refresh rates to display 8 diff values across a display
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
```

use work.all;

```
an <= "11101111";
entity seg7 controller is
  generic (pulseDiv : integer := 10); -- default value of
                                                                           s_digit <= sigIn4; when "101" =>
10, configurable
                                                                               an <= "11011111";
                   : in std_logic;
  port ( clk
                                                                           s_digit <= sigIn5;
when "110" =>
         reset.
                  : in std_logic;
                  : in std_logic_vector(3 downto 0);
         sigIn7
                                                                              an <= "10111111";
         sigIn6
                  : in std_logic_vector(3 downto 0);
                                                                                s_digit <= sigIn6;
                   : in std_logic_vector(3 downto 0);
         sigIn5
         sigIn4
                  : in std_logic_vector(3 downto 0);
                                                                            when others =>
                                                                              an <= "01111111";
                   : in std_logic_vector(3 downto 0);
         sigIn3
         sigIn2
                   : in std_logic_vector(3 downto 0);
                                                                               s digit <= sigIn7;
         sigTn1
                   : in std_logic_vector(3 downto 0);
                                                                       end case;
         sigIn0
                  : in std_logic_vector(3 downto 0);
                                                                   end if;
         en
               : out std_logic_vector(7 downto 0); -- seg7
                                                               end process proc_set_an;
display signals
                  : out std logic vector(7 downto 0)
         an
  ):
                                                               end behavior:
end seg7_controller;
                                                               C. Shift Register Module
architecture behavior of seg7 controller is
                                                               -- shiftReg.vhd, written by Josh Rothe 5 Feb 2020
                                                                -- This shifts values across outputs to be read
-- signal instantiation
                                                                -- by a 7-segment controller
signal s_pulse : std_logic;-- enable synced with refresh
rate of display
                                                               library ieee;
signal s_digit : std_logic_vector(3 downto 0);
signal s_sel_an : std_logic_vector(2 downto 0); --
                                                               use ieee.std logic 1164.all;
selects anode and cathode values
                                                               use ieee.numeric_std.all;
                                                               use work.all;
begin
                                                               entity shiftReg is
-- instantiate components, top lvl signals on right
                                                                port ( clk : in std_logic;
  pulseGen 1kHz inst1: entity pulseGenerator
                                                                                  : in std_logic;
  generic map(maxCount => pulseDiv)
                                                                         enable
                                                                                  : in std logic;
  port map ( clk => clk, reset => reset,
                                                                                   : in std_logic_vector(3 downto 0);
                                                                                   : out std logic vector(3 downto 0);
         pulseOut => s pulse
                                                                                  : out std_logic_vector(3 downto 0);
                                                                         regOut6
  );
                                                                                   : out std logic vector(3 downto 0);
                                                                         regOut5
                                                                                  : out std_logic_vector(3 downto 0);
                                                                         regOut4
  seg7hex inst1 : entity seg7hex
                                                                         regOut3
                                                                                   : out std_logic_vector(3 downto 0);
  regOut2
                                                                                  : out std logic vector(3 downto 0);
                                                                                  : out std_logic_vector(3 downto 0);
                                                                         regOut1
                                                                         regOut0 : out std logic vector(3 downto 0)
----- calculates which s_sel_an value to use based on pulse
                                                               end shiftReg;
count -----
proc calc anode : process(clk,reset)
                                                               architecture behavior of shiftReg is
   variable anodeCount : std_logic_vector(2 downto 0);
- counts through the 8 values
                                                                -- signal instantiation for output regs
                                                               signal s reg7 : std logic vector(3 downto 0);
  if (reset='1') then
                                                               signal s_reg6 : std_logic_vector(3 downto 0);
    anodeCount := (others => '0'); -- asynchronous reset of
                                                                signal s reg5 : std logic vector(3 downto 0);
count
                                                                signal s_reg4 : std_logic_vector(3 downto 0);
  elsif (rising edge(clk)) then
                                                               signal s reg3 : std logic vector(3 downto 0);
    if (s_pulse='1') then -- only triggers on a pulse
  if (anodeCount = "111") then
                                                               signal s reg2 : std logic vector(3 downto 0);
                                                                signal s reg1 : std logic vector(3 downto 0);
         anodeCount := "000";
                                   -- cycle from 7 back to
                                                               signal s reg0 : std logic vector(3 downto 0);
Ω
                                                                begin
         anodeCount
                             :=
                                           std logic vector(
unsigned(anodeCount) + 1 ); -- otherwise increment
                                                                ---- shifts each data input in based on enable pulse ----
      end if;
     end if:
                                                               proc shift reg: process(clk,reset)
  end if;
                                                                begin
  s sel an <= anodeCount;
                                                                  if (reset='1') then
                                                                                          -- asynchronous reset of outputs
end process proc_calc_anode;
                                                                    s reg7 <= (others => '0');
                                                                    s_reg6 <= (others => '0');
                                                                    s_reg5 <= (others => '0');
                                                                    s reg4 <= (others => '0');
-- reads s sel an and outputs a decoded value to anodes --
                                                                    s reg3 <= (others => '0');
-- also selects display value to send to 7-seg encoder ---
                                                                    s reg2 <= (others => '0');
proc_set_an : process(clk)
                                                                    s reg1 <= (others => '0');
begin
                                                                    s reg0 <= (others => '0');
   if (rising_edge(clk)) then
                                                                  elsif (rising edge(clk)) then
        case s_sel_an is
                                                                    if (enable='1') then -- enable input from pulse
           when "000" =>
                                                                      s_reg7 <= s_reg6;
                                                                                              -- when enabled, shift all
               an <= "11111110";
                                                               values
                s_digit <= sigIn0;</pre>
                                                                      s reg6 <= s reg5;
                                                                                               -- with input entering least
            when "001" =>
                                                               sig reg
               an <= "11111101";
                                                                       s reg5 <= s reg4;
                s digit <= sigIn1;
                                                                       s reg4 <= s reg3;
            when "010" =>
                                                                       s_reg3 <= s_reg2;
               an <= "11111011";
                                                                       s reg2 <= s reg1;
                s_digit <= sigIn2;
                                                                       s reg1 <= s reg0;
            when "011" =>
                                                                       s reg0 <= regIn;
               an <= "11110111";
                                                                    end if:
                s digit <= sigIn3;
                                                                  end if;
            when "100" =>
```

```
end process proc_shift_reg;
                                                                         reaIn
                                                                                   : in std_logic_vector(3 downto 0);
                       -----
                                                                         regOut7
                                                                                  : out std_logic_vector(3 downto 0);
                                                                         reaOut6
                                                                                  : out std_logic_vector(3 downto 0);
                                                                                  : out std_logic_vector(3 downto 0);
                                                                         regOut5
regOut7 <= s_reg7; -- continuously assign signals to outputs</pre>
                                                                         regOut4
                                                                                  : out std_logic_vector(3 downto 0);
regOut6 <= s_reg6;
                                                                         regOut3
                                                                                   : out std_logic_vector(3 downto 0);
regOut5 <= s_reg5;
                                                                         regOut2
                                                                                  : out std_logic_vector(3 downto 0);
regOut4 <= s_reg4;
                                                                         reaOut1
                                                                                  : out std_logic_vector(3 downto 0);
regOut3 <= s_reg3;
                                                                         regOut0 : out std_logic_vector(3 downto 0)
regOut2 <= s_reg2;
                                                                  ) :
regOut1 <= s reg1;
                                                                end component;
regOut0 <= s_reg0;
                                                                -- signal instantiation
                                                               signal s_clk : std_logic;
signal s_reset : std_l
end behavior:
                                                                                  : std_logic;
D. Pulse Generator Module
                                                                signal s_enable : std_logic;
                                                                signal s_regIn : std_logic_vector(3 downto 0);
-- pulseGenerator.vhd, written by Josh Rothe 5 Feb 2020
                                                                signal s_regOut7 : std_logic_vector(3 downto 0);
-- derived from Johns Hopkins EN.525.642.82.SP20, Module 3F
                                                                signal s_regOut6 : std_logic_vector(3 downto 0);
                                                                signal s regOut5 : std logic vector(3 downto 0);
-- Pulse counter acts as a clk divider for a configurable
                                                                signal s_regOut4 : std_logic_vector(3 downto 0);
number of cycles
                                                                signal s_regOut3 : std_logic_vector(3 downto 0);
                                                                signal s_regOut2 : std_logic_vector(3 downto 0);
                                                                signal s_regOut1 : std_logic_vector(3 downto 0);
use ieee.std logic 1164.all;
                                                                signal s regOut0 : std logic vector(3 downto 0);
use ieee.numeric_std.all;
use work.all;
                                                                begin
                                                                -- instantiate the unit under test, top lvl signals on right
entity pulseGenerator is
                                                                uut : shiftReg
  generic (maxCount: integer); -- default value of 10,
                                                                port map ( clk
                                                                                  => s clk,
configurable
                                                                       reset => s_reset,
  port ( clk
                   : in std logic;
                                                                       enable => s enable,
        reset : in std_logic;
                                                                       regIn => s_regIn,
         pulseOut: out std logic);
                                                                       regOut7=> s regOut7,
end pulseGenerator;
                                                                       regOut6=> s_regOut6,
                                                                       regOut5=> s regOut5,
architecture behavioral of pulseGenerator is
                                                                       regOut4=> s_regOut4,
  signal pulseCnt : integer;
                                                                       regOut3 => s_regOut3,
  signal clear: std logic;
                                                                       regOut2=> s regOut2,
begin
                                                                       regOut1=> s_regOut1,
  -- Pulse Generator logic
                                                                      regOut0 => s regOut0
  process(clk,reset)
    if (reset='1') then
                                                               -- clock process, repeats indefinitely
       pulseCnt <= 0; -- reset signal to 0s
                                                                proc clock : process
    elsif (rising edge(clk)) then
                                                                begin
      if (clear='1') then -- when pulse goes high,
                                                                 s_clk <= '0';
         pulseCnt <= 0; -- reset to 0 after one cycle</pre>
                                                                  wait for c clkPer/2;
         clear <= '0';
                                                                  s_clk <= '1';
                          -- otherwise increment the count
                                                                 wait for c_clkPer/2;
         pulseCnt <= pulseCnt + 1;</pre>
                                                                end process;
         if (PulseCnt = maxCount) then
             clear <= '1';
                                                                -- reset high at start (initialize)
         end if;
                                                                proc_reset : process
       end if:
     end if;
                                                                   s_reset <= '1';
  end process;
                                                                    wait for c_clkPer;
  -- clear and pulseOut only go high at peak of count
                                                                    s reset <= '0';
  pulseOut <= clear;
                                                                   wait;
                                                                end process;
end behavioral;
                                                                -- enable pulse - set to 40 ns for faster sim
E. Testbench – Shift Register
                                                                proc_pulse : process
-- tb seg7 controller.vhd, written by Josh Rothe 6 Feb 2020
                                                                begin
-- This testbench verifies the sim functionality of the
                                                                s_enable <= '0';
-- 7-segment controller written for lab 3. This tb simply
                                                                  wait for 70 ns;
-- verifies the anodes work, and the values are read
                                                                 s enable <= '1';
appropriately
                                                                  wait for 10 ns;
                                                                end process;
library ieee;
                                                                -- signal input values test
use ieee.std logic 1164.all;
                                                                proc sig : process
use ieee.numeric_std.all;
                                                                begin
use work.all:
                                                                  s_regIn <= "1000";
                                                                  wait for 41 ns;
entity tb shiftReg is
                                                                  s_regIn <= "0111";
end tb_shiftReg;
                                                                  wait for 40 ns;
                                                                  s regIn <= "0110";
architecture behavior of tb shiftReg is
                                                                  wait for 40 ns;
                                                                  s_regIn <= "0101";
-- define constants
                                                                  wait for 40 ns;
constant c_clkPer : time := 20 ns; -- 100 MHz clk
                                                                  s regIn <= "0100";
                                                                  wait for 40 ns;
component shiftReg is
                                                                  s regIn <= "0011";
  port ( clk : in std_logic;
    reset : in std_logic;
                                                                  wait for 40 ns;
                                                                  s_regIn <= "0010";
         enable : in std_logic;
                                                                  wait for 40 ns;
```

```
s regIn <= "0001";
                                                                      wait for c_clkPer/2;
  wait for 40 ns;
                                                                   end process;
end process;
                                                                    -- reset high at start (initialize)
end behavior:
                                                                    proc_reset : process
                                                                   begin
F. Testbench – 7-Segment Controller
                                                                       s reset <= '1';
                                                                       wait for c_clkPer;
s_reset <= '0';
wait; -- does not repeat</pre>
-- tb_seg7_controller.vhd, written by Josh Rothe 6 Feb 2020
-- This testbench verifies the sim functionality of the
-- 7-segment controller written for lab 3. This tb simply
                                                                   end process;
-- verifies the anodes work, and the values are read
appropriately
                                                                    -- signal input values test
                                                                   proc_sig : process
library ieee;
                                                                   begin
                                                                      s_sigIn7 <= "1000";
use ieee.std logic 1164.all;
                                                                      s_sigIn6 <= "0111";
use ieee.numeric std.all;
                                                                      s_sigIn5 <= "0110";
use work.all;
                                                                      s_sigIn4 <= "0101";
                                                                      s sigIn3 <= "0100";
entity tb seg7 controller is
                                                                      s_sigIn2 <= "0011";
end tb seg7 controller;
                                                                      s_sigIn1 <= "0010";
                                                                      s_sigIn0 <= "0001";
architecture behavior of tb_seg7_controller is
                                                                      wait:
                                                                   end process;
-- define constants
constant c pulseDiv : unsigned := "100000"; -- set for 1kHz
                                                                   end behavior;
constant c_clkPer : time := 20 ns; -- 100 MHz clk
                                                                   G. Testbench – Lab 3 Top Module
component seg7_controller is
  generic (pulseDiv : unsigned := "10"); -- pull
                                                                   -- tb lab3 top.vhd, written by Josh Rothe 10 Feb 2020
above, overrides default
                                                                   -- Revised 17 Feb 2020 to incorporate decoder
                                                                    -- This testbench verifies the \sin functionality of the
  port (    clk : in std_logic;
                    : in std logic;
                                                                   -- entire lab 3 design
                   : in std_logic_vector(3 downto 0);
                    : in std logic vector(3 downto 0);
                                                                   library ieee;
                   : in std_logic_vector(3 downto 0);
          sigIn5
                    : in std_logic_vector(3 downto 0);
                                                                   use ieee.std logic 1164.all;
          sigIn4
                   : in std_logic_vector(3 downto 0);
                                                                   use ieee.numeric_std.all;
          sigIn3
          siqIn2
                    : in std_logic_vector(3 downto 0);
                                                                   use work.all;
                   : in std_logic_vector(3 downto 0);
                   : in std_logic_vector(3 downto 0);
          siqIn0
                                                                   entity tb_lab3_top is
                                                                   end tb_lab3 top;
                : out std logic vector(7 downto 0); -- seg7
          en
display signals
                                                                   architecture behavior of tb lab3 top is
         an
                   : out std logic vector(7 downto 0)
annodes for activation
                                                                    -- define constants
                                                                   constant c_clkPer : time := 20 ns; -- 100 MHz clk = 20 ns
end component;
-- signal instantiation
                                                                    component lab3_top is
                                                                      signal s_clk: std_logic;
                                                                                     : in std_logic;
signal s reset : std logic;
                                                                           btnc
signal s_sigIn7 : std_logic_vector(3 downto 0);
                                                                           sw : in std_logic_vector(15 downto 0);
led : out std_logic_vector(15 downto 0);
signal s_sigIn6 : std_logic_vector(3 downto 0);
signal s_sigIn5 : std_logic_vector(3 downto 0);
                                                                           seg7_cath : out std_logic_vector(7 downto 0);
signal s_sigIn4 : std_logic_vector(3 downto 0);
signal s_sigIn3 : std_logic_vector(3 downto 0);
                                                                                   : out std logic vector(7 downto 0)
                                                                           an
signal s_sigIn2 : std_logic_vector(3 downto 0);
                                                                   end component;
signal s sigIn1 : std logic vector(3 downto 0);
signal s sigIn0 : std logic vector(3 downto 0);
                                                                    -- decoder for 7 segment display (sim only)
signal s en : std logic vector(7 downto 0);
                                                                   component seg7 interface sim is
signal s an : std logic vector(7 downto 0);
                                                                      port ( cathodes : in std logic vector (7 downto 0);
                                                                           anodes : in std logic vector (7 downto 0);
                                                                           display0 : out std logic vector (3 downto 0);
                                                                           display1 : out std_logic_vector (3 downto 0);
-- instantiate the unit under test, top lvl signals on right
uut : seg7 controller
                                                                           display2 : out std logic vector (3 downto 0);
generic map(pulseDiv => c_pulseDiv)
                                                                           display3 : out std_logic_vector (3 downto 0);
                     => s_clk,
port map ( clk
                                                                           display4 : out std logic vector (3 downto 0);
                        => s_reset,
                                                                           display5 : out std logic vector (3 downto 0);
            reset
                => s_sigIn7,
       sigIn7
                                                                           display6 : out std logic vector (3 downto 0);
                => s sigIn6,
                                                                           display7 : out std logic vector (3 downto 0));
       sigIn6
                 => s_sigIn5,
       sigIn5
                                                                   end component;
       sigIn4
                 => s sigIn4,
       sigIn3
                 => s sigIn3,
                                                                    -- signal instantiation
                                                                   signal s_clk : std_logic;
signal s_btnc : std_logic;
       sigIn2
                 => s sigIn2,
       sigIn1
                 => s sigIn1,
                                                                   signal s_sw : std_logic_vector(15 downto 0);
signal s_led : std_logic_vector(15 downto 0);
       sigIn0
                => s sigIn0,
             => s en,
       en
                                                                   signal s_seg7_cath : std_logic_vector(7 downto 0);
              => s an
       an
                                                                   signal s an
                                                                                     : std logic vector(7 downto 0);
                                                                   signal s_display0 : std_logic_vector(3 downto 0);
                                                                   signal s_display1 : std_logic_vector(3 downto 0);
signal s_display2 : std_logic_vector(3 downto 0);
-- clock process, repeats indefinitely
proc clock : process
begin
                                                                   signal s display3
                                                                                       : std logic vector(3 downto 0);
  s clk <= '0';
                                                                   signal s display4 : std logic vector(3 downto 0);
                                                                   signal s_display5 : std_logic_vector(3 downto 0);
signal s_display6 : std_logic_vector(3 downto 0);
  wait for c_clkPer/2;
s_clk <= '1';</pre>
```

```
display5 : out std_logic_vector (3 downto 0);
display6 : out std_logic_vector (3 downto 0);
display7 : out std_logic_vector (3 downto 0));
signal s_display7 : std_logic_vector(3 downto 0);
-- exit and initialization flags
signal f_exit : boolean := false;
signal f_initialize: boolean := false;
                                                                           end seg7_interface_sim;
                                                                           architecture behavior of seg7_interface_sim is
                                                                          signal digit_decode : std_logic_vector(3 downto 0);
-- instantiate the unit under test, top lvl signals on right
                                                                                            : std_logic_vector(3 downto 0);
: std_logic_vector(3 downto 0);
uut : lab3_top
                                                                           signal char0
                        => s_clk,
port map ( clk
                                                                           signal char1
                                                                                                : std_logic_vector(3 downto 0);
        btnc => s_btnc,
                                                                           signal char2
                                                                                            : std_logic_vector(3 downto 0);

: std_logic_vector(3 downto 0);

: std_logic_vector(3 downto 0);

: std_logic_vector(3 downto 0);

: std_logic_vector(3 downto 0);
        sw => s_sw,
led => s_led,
                                                                           signal char3
                                                                           signal char4
        seg7_cath => s_seg7_cath,
                                                                           signal char5
        an
              => s_an);
                                                                           signal char6
                                                                          signal char7
-- instantiate decoder
decode_uut : seg7_interface_sim
                                                                          begin
port map ( cathodes => s_seg7_cath,
        anodes => s_an,
display0 => s_display0,
                                                                          --decoder
                                                                          with cathodes select
digit_decode <= X"0" when "11000000",</pre>
        display1 => s_display1,
                                                                                    X"1" when "11111001",
X"2" when "10100100",
        display2 => s_display2,
        display3 => s_display3,
                                                                                      X"3" when "10110000",
        display4 => s_display4,
                                                                                      X"4" when "10011001",
        display5 => s_display5,
                                                                                      X"5" when "10010010",
        display6 => s_display6,
                                                                                      X"6" when "10000010",
        display7 => s_display7);
                                                                                      X"7" when "11111000",
-- clock process, repeats until exit flag
                                                                                      X"8" when "10000000",
                                                                                      X"9" when "10010000",
proc_clock : process
                                                                                      X"A" when "10001000",
begin
                                                                                      X"B" when "10000011"
    while f_{exit} = false loop
                                                                                      X"C" when "11000110",
         s clk <= '0';
                                                                                      X"D" when "10100001",
X"E" when "10000110",
         wait for c_clkPer/2;
s_clk <= '1';</pre>
                                                                                      X"F" when others;
         wait for c_clkPer/2;
  end loop;
end process;
                                                                           --Capture decoded character for each anode low signal
                                                                           (LATCHES! DO NOT MAKE THESE FOR HARDWARE DESIGNS!)
-- reset high at start (initialize)
                                                                           char0 <= digit_decode when anodes(0) = '0' else char0;</pre>
                                                                           char1 <= digit_decode when anodes(1) = '0' else char1;</pre>
proc_reset : process
                                                                           char2 <= digit_decode when anodes(2) = '0' else char2;</pre>
begin
                                                                           char3 <= digit_decode when anodes(3) = '0' else char3;</pre>
    s_btnc <= '1';
    wait for c_clkPer;
s_btnc <= '0';</pre>
                                                                           char4 <= digit_decode when anodes(4) = '0' else char4;</pre>
                                                                           char5 <= digit_decode when anodes(5) = '0' else char5;</pre>
                                                                           char6 <= digit_decode when anodes(6) = '0' else char6;</pre>
  wait for c_clkPer;
   f initialize <= true;
                                                                           char7 <= digit_decode when anodes(7) = '0' else char7;</pre>
    wait;
end process;
                                                                           display0 <= char0;
                                                                           display1 <= char1;
-- signal input values test - stimulus process
                                                                          display2 <= char2;
                                                                           display3 <= char3;
proc sw: process
begin
                                                                           display4 <= char4;
  s sw <= "0000000000000010";
                                                                           display5 <= char5;
  wait for c_clkPer*100000000;
s_sw <= "0000000000000011";</pre>
                                                                           display6 <= char6;
                                                                           display7 <= char7;
  wait for c clkPer*100000000;
  s sw \le "000000000000011";
                                                                           end behavior;
  wait for c clkPer*100000000;
                        -- exit flag triggered at end
  f exit <= true;
                                                                          I. Utilization Report
end process;
                                                                           Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
end behavior:
                                                                           | Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed
H. 7-Segment Display Simulation Decoder Module
                                                                           Nov 6 21:40:23 MST 2019
-- seg7 interface sim.vhd, written by Josh Rothe 17 Feb 2020
                                                                           | Date : Mon Feb 10 22:47:03 2020 | Host : DESKTOP-OJ146FQ running 64-bit major release
-- This module decodes and checks the values going to the 7
segment display
                                                                           (build 9200)
-- derived from sample code given in module 4E, Johns Hopkins
                                                                           Command
                                                                                                             : report utilization -file
EN.525.642.82.SP20
                                                                           lab3 top utilization synth.rpt
                                                                           lab3_top_utilization_synth.pb
                                                                           | Design : lab3_top | Device : 7a100tcsg324-1
library ieee;
use ieee.std logic 1164.all;
                                                                           | Design State : Synthesized
use ieee.numeric std.all;
use work.all;
entity seg7 interface sim is
                                                                           Utilization Design Information
  Port ( cathodes : in std logic vector (7 downto 0);
        anodes : in std_logic_vector (7 downto 0);
display0 : out std_logic_vector (3 downto 0);
                                                                          Table of Contents
        display1 : out std_logic_vector (3 downto 0);
display2 : out std_logic_vector (3 downto 0);
                                                                          1. Slice Logic
                                                                          1.1 Summary of Registers by Type
        display3 : out std_logic_vector (3 downto 0);
display4 : out std_logic_vector (3 downto 0);
                                                                          2. Memory
```

- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists

1. Slice Logic

+	+-		-+-		+-		-+-	
+ Site Type 			·			Available		
+	+-		-+		+-		-+-	
Slice LUTs*	I	97	I	0	I	63400	I	0.15
LUT as Logic	1	97	I	0	I	63400	I	0.15
LUT as Memory	I	0	I	0	I	19000	I	0.00
Slice Registers	1	113	I	0	I	126800	I	0.09
Register as Flip Flop	>	113	I	0	I	126800	I	0.09
Register as Latch	1	0	I	0	I	126800	I	0.00
F7 Muxes	1	4	I	0	I	31700	I	0.01
F8 Muxes	1	0	I	0	I	15850	I	0.00
+	+-		-+		+-		-+-	

* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

1.1 Summary of Registers by Type

+	·	++	+
Total	Clock Enable	Synchronous	Asynchronous
0 0 0 0 0 0 0 0 0 0	- - Yes Yes Yes Yes Yes	- - - Set Reset - - Set Reset	
+		++	+

2. Memory

+-		+-		+-		+		-+-	+
	Site Type		Used		Fixed	1	Available		Util%
+-		+-		+-		+		-+-	+
	Block RAM Tile		0		0		135		0.00
	RAMB36/FIFO*		0		0	-	135		0.00
	RAMB18		0		0		270		0.00

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

3. DSP

+-			+-		+-		+		+-		-+
	Site	Type	1	Used		Fixed		Available		Util%	1
+-			. + .		+.		+		- + -		-+
İ	DSPs		i	0	İ	0	i	240	i	0.00	i

4. IO and GT Specific

+	-+	+		+		+-	-
+							
Site Type	- 1	Used	ı	Fixed		Available	
Util% +							
++	-+	+		+		+-	-
Bonded IOB		ΕO		0		210	
23.81	ı	50	ı	U	ı	210	
Bonded IPADs		0		0	ı	2	
0.00	- 1	U	ı	U	1	2	
PHY CONTROL	1	0	ı	0	1	6	
0.00	'	0	1	0		0	
PHASER REF	1	0	ı	0	1	6	
0.00	'	Ü	'	Ü		Ü	
OUT FIFO	- 1	0	ı	0	ı	24	
0.00							
IN FIFO	- 1	0	ı	0	1	24	
0.00							
IDELAYCTRL		0		0	1	6	
0.00							
IBUFDS		0		0		202	
0.00							
PHASER_OUT/PHASER_OUT_PHY		0		0		24	
0.00							
PHASER_IN/PHASER_IN_PHY		0		0		24	
0.00							
IDELAYE2/IDELAYE2_FINEDELAY	ı	0		0		300	
0.00							
ILOGIC	- 1	0		0		210	
0.00						010	
OLOGIC	ı	0	1	0		210	
0.00							

5. Clocking

+				۰.		+.		+	
	Site Type	I	Used		Fixed	I	Available	ĺ	Util%
	BUFGCTRL BUFIO	T.	1	 	0 0	T.	32 24	T 	3.13
i	MMCME2 ADV	i	0	İ	0	i	6	i	0.00
	PLLE2 ADV		0		0		6	1	0.00
	BUFMRCE		0		0		12	1	0.00
	BUFHCE		0		0		96	1	0.00
	BUFR		0		0		24		0.00
+		+.		+-		+		+	+

6. Specific Feature

Site Type		I Fixed		
<u>7</u> F-			Available	
BSCANE2 CAPTUREE2 DNA_PORT EFUSE_USR FRAME_ECCE2 ICAPE2 PCIE 2 1		+	4 1 1 1 1 1 1 1 1 1	0.00 0.00 0.00 0.00 0.00 0.00
STARTUPE2 XADC	0	0 0	1 1	0.00

7. Primitives

+	+	+
Ref Name	Used	Functional Category
FDCE	99	Flop & Latch
LUT2	72	LUT
OBUF	32	IO
LUT6	20	LUT
IBUF	18	IO
CARRY4	16	CarryLogic
LUT4	8	LUT
FDSE	8	Flop & Latch
FDRE	6	Flop & Latch
MUXF7	4 i	MuxFx

```
L TITT1
                   3 1
                                            LUT I
I LUTS
                   2 |
                                           T-UT I
 T.IIT 3
                   1 |
                                            T.UT I
                                         Clock I
I BUFG
                   1 1
```

8 Black Boxes

| Ref Name | Used |

9. Instantiated Netlists

| Ref Name | Used | +----+

J. Constraints File

```
## This file is a general .xdc for the Nexys4 DDR Rev. C
```

To use it in a project:

set_property -dict { PACKAGE_PIN J15

- uncomment the lines corresponding to used pins

- rename the used ports (in each line, after get_ports) according to the top level signal names in the project

Clock signal

set property -dict { PACKAGE PIN E3 IOSTANDARD LVCMOS33 } [get ports { clk }]; #IO_I12P_T1_MRCC_35 Sch=clk100mhz #create_clock -add -name sys_clk_pin -period 10.00 waveform {0 5} [get_ports {CLK100MHZ}];

IOSTANDARD LVCMOS33

##Switches

```
} [get ports { sw[1]
 set_property -dict
                } [get ports { sw[2]
 set property -dict
                }]; #IO L13N T2 MRCC 14 Sch=sw[3]
} [get ports { sw[3]
                { PACKAGE PIN R17 | IOSTANDARD LVCMOS33
 set property -dict
} [get_ports { sw[4]
                }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
 set property -dict
                { PACKAGE_PIN T18
                                TOSTANDARD LVCMOS33
} [get_ports { sw[5]
                }]; #IO_L7N_T1_D10_14 Sch=sw[5]
                { PACKAGE PIN U18
                               IOSTANDARD LVCMOS33
 set property -dict
                }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
} [get_ports { sw[6]
 set property -dict
                { PACKAGE PIN R13
                                IOSTANDARD LVCMOS33
                }]; #IO_L5N_T0_D07_14 Sch=sw[7]
} [get ports { sw[7]
                { PACKAGE_PIN T8
 set property -dict
                                IOSTANDARD LVCMOS18
} [get ports { sw[8] }]; #IO L24N T3 34 Sch=sw[8]
 set_property -dict { PACKAGE PIN U8
                                IOSTANDARD LVCMOS18
} [get ports { sw[9] }]; #IO 25 34 Sch=sw[9]
 [get ports { sw[10] }]; #IO L15P T2 DQS RDWR B 14
Sch=sw[10]
 set property -dict { PACKAGE PIN T13
                                IOSTANDARD LVCMOS33
} [get ports { sw[11] }]; #IO L23P T3 A03 D19 14 Sch=sw[11]
 set_property -dict { PACKAGE_PIN H6
                                IOSTANDARD LVCMOS33
IOSTANDARD LVCMOS33
[get ports { sw[14] }]; #IO L19N T3 A09 D25 VREF 14
 set property -dict { PACKAGE PIN V10
                               IOSTANDARD LVCMOS33
} [get ports { sw[15] }]; #IO L21P T3 DQS 14 Sch=sw[15]
```

LEDs

```
} [get ports { led[0] }]; #IO L18P T2 A24 15 Sch=led[0]
 set property -dict { PACKAGE PIN K15
                             TOSTANDARD LVCMOS33
} [get ports { led[1] }]; #IO L24P T3 RS1 15 Sch=led[1]
 set_property -dict { PACKAGE_PIN J13
                              IOSTANDARD LVCMOS33
} [get ports { led[2] }]; #IO L17N T2 A25 15 Sch=led[2]
 set property -dict { PACKAGE PIN N14
                             IOSTANDARD LVCMOS33
```

```
set_property -dict { PACKAGE_PIN V17
                           TOSTANDARD LVCMOS33
} [get_ports { led[5] }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
 set_property -dict { PACKAGE_PIN_U17 IOSTANDARD_LVCMOS33
} [get_ports { led[6] }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]
 set_property -dict { PACKAGE_PIN_U16
                           IOSTANDARD LVCMOS33
} [get_ports { led[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
IOSTANDARD LVCMOS33
 set_property -dict { PACKAGE_PIN T15
                           IOSTANDARD LVCMOS33
} [get_ports { led[9] }]; #IO_L14N_T2_SRCC_14 Sch=led[9]
 set_property -dict { PACKAGE_PIN U14
                           IOSTANDARD LVCMOS33
} [get_ports { led[11] }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14
Sch=led[11]
 } [get_ports { led[13] }]; #IO_L22N_T3_A04_D20_14 Sch=led[13]
 } [get_ports { led[14] }]; #IO_L20N_T3_A07_D23_14 Sch=led[14]
 [get_ports { led[15] }]; #IO_L21N_T3_DQS_A06_D22_14
Sch=led[15]
```

```
} [get_ports { LED16_G }]; #IO_L10P_T1_D14_14 Sch=led16_g
} [get_ports { LED16_R }]; #IO_L11P_T1_SRCC_14 Sch=led16_r
[get_ports { LED17_B }]; #IO_L15N_T2_DQS_ADV_B_15
Sch=led17 b
} [get_ports { LED17_R }]; #IO_L11N_T1_SRCC_14 Sch=led17_r
```

##7 segment display

```
} [get_ports { seg7_cath[0] }]; #IO_L24N_T3_A00_D16_14 Sch=ca
set_property -dict { PACKAGE_PIN R10
                       IOSTANDARD LVCMOS33
} [get_ports { seg7_cath[1] }]; #IO_25_14 Sch=cb
} [get_ports { seg7_cath[2] }]; #IO_25_15 Sch=cc
 } [get_ports { seg7_cath[3] }]; #IO_L17P_T2_A26_15 Sch=cd
} [get_ports { seg7_cath[4] }]; #IO_L13P_T2_MRCC_14 Sch=ce
} [get_ports { seg7_cath[5] }]; #IO_L19P_T3_A10_D26_14 Sch=cf
set_property -dict { PACKAGE_PIN L18
                       IOSTANDARD LVCMOS33
[get_ports { seg7_cath[7] }]; #IO_L19N_T3_A21_VREF_15
```

```
} [get_ports { an[0] }]; #IO_L23P_T3_FOE_B_15 Sch=an[0]
} [get_ports { an[1] }]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
 } [get_ports { an[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
} [get_ports { an[3] }]; #IO_L19P_T3_A22_15 Sch=an[3]
} [get_ports { an[4] }]; #IO_L8N_T1_D12_14 Sch=an[4]
 set_property -dict { PACKAGE_PIN T14
                        IOSTANDARD LVCMOS33
} [get ports { an[5] }]; #IO L14P T2 SRCC 14 Sch=an[5]
 set_property -dict { PACKAGE PIN K2
                        IOSTANDARD LVCMOS33
} [get ports { an[6] }]; #IO L23P T3 35 Sch=an[6]
 } [get_ports { an[7] }]; #IO_L23N_T3_A02_D18_14 Sch=an[7]
```

##Buttons

```
[get_ports { CPU_RESETN }]; #IO_L3P_T0_DQS_AD1P_15
```

} [get ports { btnc }]; #IO L9P T1 DQS 14 Sch=btnc

```
#set_property -dict { PACKAGE_PIN M18
                                  TOSTANDARD LUCMOS33
                                                        #set_property -dict { PACKAGE_PIN G2
                                                                                         TOSTANDARD LVCMOS33
                                                      } [get_ports { BTNU }]; #IO_L4N_T0_D05_14 Sch=btnu
TOSTANDARD LVCMOS33
                                                      } [get_ports { JD[10] }]; #IO_L13N_T2_MRCC_35 Sch=jd[10]
 #set_property -dict { PACKAGE_PIN M17
                                   TOSTANDARD LVCMOS33
 [get_ports { BTNR }]; #IO_L10N_T1_D15_14 Sch=btnr
                                  IOSTANDARD LVCMOS33
 #set_property -dict { PACKAGE_PIN P18
                                                        ##Pmod Header JXADC
} [get_ports { BTND }]; #IO_L9N_T1_DQS_D13_14 Sch=btnd
                                                        #set_property -dict { PACKAGE_PIN A14
                                                                                             TOSTANDARD LVDS
                                                      } [get_ports { XA_N[1] }]; #IO_L9N_T1_DQS_AD3N_15 Sch=xa_n[1]
 ##Pmod Headers
                                                        #set property -dict { PACKAGE PIN A13
                                                                                             IOSTANDARD LVDS
                                                      } [get_ports { XA_P[1] }]; #IO_L9P_T1_DQS_AD3P_15 Sch=xa_p[1]
                                                        #set_property -dict { PACKAGE_PIN A16
                                                                                            IOSTANDARD LVDS
 ##Pmod Header JA
                                                        [get_ports { XA_N[2] }]; #IO_L8N_T1_AD10N_15 Sch=xa_n[2]
                                                        #set_property -dict { PACKAGE_PIN A15
                                                                                             IOSTANDARD LVDS
 } [get_ports { XA_P[2] }]; #IO_L8P_T1_AD10P_15 Sch=xa_p[2]
IOSTANDARD LVDS
                                                        #set_property -dict { PACKAGE_PIN B17
                                                       } [get_ports { XA_N[3] }]; #IO_L7N_T1_AD2N_15 Sch=xa_n[3]
} [get_ports { JA[2] }]; #IO_L21N_T3_DQS_A18_15 Sch=ja[2]
                                                        #set_property -dict { PACKAGE_PIN B16
                                                                                            IOSTANDARD LVDS
 #set property -dict { PACKAGE PIN E18
                                  IOSTANDARD LVCMOS33
                                                      } [get_ports { XA_P[3] }]; #IO_L7P_T1_AD2P_15 Sch=xa_p[3]
} [get_ports { JA[3] }]; #IO_L21P_T3_DQS_15 Sch=ja[3]
                                                        #set_property -dict { PACKAGE_PIN A18
                                                                                             TOSTANDARD LVDS
 #set_property -dict { PACKAGE_PIN G17
                                  IOSTANDARD LVCMOS33
                                                      } [get_ports { XA_N[4] }]; #IO_L10N_T1_AD11N_15 Sch=xa_n[4]
} [get_ports { JA[4] }]; #IO_L18N_T2_A23_15 Sch=ja[4]
                                                        #set_property -dict { PACKAGE_PIN B18
                                                                                            IOSTANDARD LVDS
} [get_ports { XA_P[4] }]; #IO_L10P_T1_AD11P_15 Sch=xa_p[4]
} [get_ports { JA[8] }]; #IO_L16P_T2_A28_15 Sch=ja[8]
                                                        ##VGA Connector
IOSTANDARD LVCMOS33
} [get_ports { JA[10] }]; #IO_L22P_T3_A17_15 Sch=ja[10]
                                                        #set_property -dict { PACKAGE_PIN B4
                                                                                         IOSTANDARD LVCMOS33
                                                      } [get ports { VGA R[1] }]; #IO L7N T1 AD6N 35 Sch=vga r[1]
                                                        #set_property -dict { PACKAGE_PIN C5
                                                                                         IOSTANDARD LVCMOS33
 ##Pmod Header JB
                                                      } [get ports { VGA R[2] }]; #IO L1N TO AD4N 35 Sch=vga r[2]
                                                        #set_property -dict { PACKAGE_PIN A4
                                                                                         IOSTANDARD LVCMOS33
 } [get ports { VGA R[3] }]; #IO L8P T1 AD14P 35 Sch=vga r[3]
#set_property -dict { PACKAGE_PIN C6
                                                                                        IOSTANDARD LVCMOS33
} [get_ports { JB[2] }]; #IO_L14N_T2_SRCC_15 Sch=jb[2]
                                                      } [get_ports { VGA_G[0] }]; #IO_L1P_T0_AD4P_35 Sch=vga_g[0]
                                                        [get_ports { VGA_G[1]
                                                      Sch=vga_g[1]
#set_property -dict { PACKAGE_PIN B6
                                                                                         IOSTANDARD LVCMOS33
                                                      } [get_ports { VGA_G[2] }]; #IO_L2N_T0_AD12N_35 Sch=vga_g[2]
} [get_ports { JB[7] }]; #IO_L11N_T1_SRCC_15 Sch=jb[7]
                                                        #set_property -dict { PACKAGE_PIN A6
                                                                                         IOSTANDARD LVCMOS33
                                                                                 -
}]; #IO_L3P_T0_DQS_AD5P_35
 [get ports
                                                                    { VGA_G[3]
} [get_ports { JB[9] }]; #IO_0_15 Sch=jb[9]
                                                        #set_property -dict { PACKAGE_PIN B7
                                                                                         IOSTANDARD LVCMOS33
                                                       } [get_ports { VGA_B[0] }]; #IO_L2P_T0_AD12P_35 Sch=vga_b[0]
 #set property -dict { PACKAGE PIN H16 IOSTANDARD LVCMOS33
                                                        #set_property -dict { PACKAGE_PIN C7
} [get_ports { JB[10] }]; #IO_L13P_T2_MRCC_15 Sch=jb[10]
                                                                                         IOSTANDARD LVCMOS33
                                                      } [get_ports { VGA_B[1] }]; #IO_L4N_T0_35 Sch=vga_b[1]
                                                        #set_property -dict { PACKAGE_PIN D7
                                                                                         IOSTANDARD LVCMOS33
 ##Pmod Header JC
                                                      } [get_ports { VGA_B[2] }]; #IO_L6N_T0_VREF_35 Sch=vga_b[2]
                                                        #set_property -dict { PACKAGE_PIN D8
                                                                                         IOSTANDARD LVCMOS33
 #set_property -dict { PACKAGE_PIN K1
                                   IOSTANDARD LVCMOS33
                                                      } [get_ports { VGA_B[3] }]; #IO_L4P_T0_35 Sch=vga_b[3]
} [get_ports { JC[1] }]; #IO_L23N_T3_35 Sch=jc[1]
                                                        #set_property -dict { PACKAGE_PIN B11
 #set property -dict { PACKAGE PIN F6
                                   IOSTANDARD LVCMOS33
                                                                                         IOSTANDARD LVCMOS33
                                                      [get_ports { JC[2] }]; #IO_L19N_T3_VREF_35 Sch=jc[2]
 #set_property -dict { PACKAGE_PIN J2
                                   IOSTANDARD LVCMOS33
} [get_ports { JC[3] }]; #IO_L22N_T3_35
                                  Sch=jc[3]
                                                      } [get_ports { VGA_VS }]; #IO_L3N_T0_DQS_AD1N_15 Sch=vga_vs
 #set property -dict { PACKAGE PIN G6
                                   IOSTANDARD LVCMOS33
} [get_ports { JC[4] }]; #IO_L19P_T3_35
                                  Sch=jc[4]
 #set_property -dict { PACKAGE_PIN E7
                                   IOSTANDARD LVCMOS33
                                                        ##Micro SD Connector
} [get_ports { JC[7] }]; #IO_L6P_T0_35 Sch=jc[7]
 #set property -dict { PACKAGE PIN J3
                                   IOSTANDARD LVCMOS33
                                                        #set property -dict { PACKAGE PIN E2
                                                                                         IOSTANDARD LVCMOS33
} [get_ports { JC[8] }]; #IO_L22P_T3_35 Sch=jc[8]
                                                      } [get_ports { SD_RESET }]; #IO_L14P_T2_SRCC_35 Sch=sd_reset
 #set_property -dict { PACKAGE_PIN J4
                                   IOSTANDARD LVCMOS33
                                                        #set property -dict { PACKAGE PIN A1
                                                                                         IOSTANDARD LVCMOS33
 [get_ports { JC[9] }]; #IO_L21P_T3_DQS_35 Sch=jc[9]
                                                      } [get_ports { SD_CD }]; #IO_L9N_T1_DQS_AD7N_35 Sch=sd_cd
 #set_property -dict { PACKAGE_PIN E6
                                   IOSTANDARD LVCMOS33
                                                        #set property -dict { PACKAGE PIN B1
                                                                                         IOSTANDARD LVCMOS33
                                                      } [get_ports { SD_SCK }]; #IO_L9P_T1_DQS_AD7P_35 Sch=sd_sck
} [get_ports { JC[10] }]; #IO_L5P_T0_AD13P_35 Sch=jc[10]
                                                        #set property -dict { PACKAGE PIN C1
                                                                                          IOSTANDARD LVCMOS33
                                                      } [get_ports { SD_CMD }]; #IO_L16N_T2_35 Sch=sd_cmd
 ##Pmod Header JD
                                                        #set_property -dict { PACKAGE_PIN C2
                                                                                         IOSTANDARD LVCMOS33
                                                       [get_ports { SD_DAT[0] }]; #IO_L16P_T2_35 Sch=sd_dat[0]
 #set_property -dict { PACKAGE_PIN H4
                                   IOSTANDARD LVCMOS33
                                                        #set_property -dict { PACKAGE_PIN E1
                                                                                          IOSTANDARD LVCMOS33
                                                      } [get_ports { SD_DAT[1] }]; #IO_L18N_T2_35 Sch=sd_dat[1]
} [get_ports { JD[1] }]; #IO_L21N_T3_DQS_35 Sch=jd[1]
 #set property -dict { PACKAGE PIN H1
                                   IOSTANDARD LVCMOS33
                                                        #set_property -dict { PACKAGE_PIN F1
                                                                                          IOSTANDARD LVCMOS33
} [get_ports { JD[2] }]; #IO_L17P_T2_35 Sch=jd[2]
                                                      } [get_ports { SD_DAT[2] }]; #IO_L18P_T2_35 Sch=sd_dat[2]
 #set_property -dict { PACKAGE_PIN G1
                                   IOSTANDARD LVCMOS33
                                                        #set_property -dict { PACKAGE_PIN D2
                                                                                          IOSTANDARD LVCMOS33
} [get_ports { JD[3] }]; #IO_L17N_T2_35 Sch=jd[3]
                                                         [get ports
                                                                    {
                                                                        SD DAT[3] }];
                                                                                          #IO_L14N_T2_SRCC_35
```

##Accelerometer

Sch=sd dat[3]

IOSTANDARD LVCMOS33

IOSTANDARD LVCMOS33

IOSTANDARD LVCMOS33

#set_property -dict { PACKAGE_PIN G3

#set_property -dict { PACKAGE_PIN H2

#set property -dict { PACKAGE PIN G4

} [get_ports { JD[4] }]; #IO_L20N_T3_35 Sch=jd[4]

} [get_ports { JD[8] }]; #IO_L20P_T3_35 Sch=jd[8]

} [get_ports { JD[7] }]; #IO_L15P_T2_DQS_35 Sch=jd[7]

```
} [get_ports { ACL_MISO }]; #IO_L11P_T1_SRCC_15 Sch=acl_miso
} [get_ports { ACL_SCLK }]; #IO_L14P_T2_SRCC_15 Sch=acl_sclk
 } [get_ports { ACL_CSN }]; #IO_L12P_T1_MRCC_15 Sch=acl_csn
 Sch=acl int[1]
 [get_ports
           { ACL_INT[2] }]; #IO_L20P_T3_A20_15
Sch=acl_int[2]
 ##Temperature Sensor
 } [get ports { TMP SCL }]; #IO L1N TO ADON 15 Sch=tmp scl
 [get_ports { TMP_SDA }]; #IO_L12N_T1_MRCC_15 Sch=tmp_sda
 } [get_ports { TMP_INT }]; #IO_L6N_T0_VREF_15 Sch=tmp_int
 } [get_ports { TMP_CT }]; #IO_L2N_T0_AD8N_15 Sch=tmp_ct
 ##Omnidirectional Microphone
 } [get_ports { M_CLK }]; #IO_25_35 Sch=m_clk
 #set property -dict { PACKAGE PIN H5
                             IOSTANDARD LVCMOS33
} [get_ports { M_DATA }]; #IO_L24N_T3_35 Sch=m_data
 #set property -dict { PACKAGE PIN F5 IOSTANDARD LVCMOS33
} [get_ports { M_LRSEL }]; #IO_0_35 Sch=m_lrsel
 ##PWM Audio Amplifier
 } [get_ports { AUD_PWM }]; #IO_L4N_T0_15 Sch=aud_pwm
 } [get ports { AUD SD }]; #IO L6P T0 15 Sch=aud sd
 ##USB-RS232 Interface
 #set property -dict { PACKAGE PIN C4
                              IOSTANDARD LVCMOS33
  [get_ports { UART_TXD_IN }]; #IO_L7P_T1_AD6P_35
Sch=uart txd in
 #set_property -dict { PACKAGE_PIN D4
                              IOSTANDARD LVCMOS33
 [get ports { UART RXD OUT }];
                              #IO L11N T1 SRCC 35
Sch=uart rxd out
 #set property -dict { PACKAGE PIN D3
                              IOSTANDARD LVCMOS33
} [get_ports { UART_CTS }]; #IO_L12N_T1_MRCC_35 Sch=uart_cts
 #set_property -dict { PACKAGE_PIN E5
                              IOSTANDARD LVCMOS33
} [get ports { UART RTS }]; #IO L5N TO AD13N 35 Sch=uart rts
 ##USB HID (PS/2)
 #set_property -dict { PACKAGE_PIN F4
                              IOSTANDARD LVCMOS33
} [get_ports { PS2_CLK }]; #IO_L13P_T2_MRCC_35 Sch=ps2_clk
 #set_property -dict { PACKAGE_PIN B2
                             IOSTANDARD LVCMOS33
} [get ports { PS2 DATA }]; #IO L10N T1 AD15N 35 Sch=ps2 data
 ##SMSC Ethernet PHY
 #set property -dict { PACKAGE PIN C9
                              IOSTANDARD LVCMOS33
} [get_ports { ETH_MDC }]; #IO_L11P_T1_SRCC_16 Sch=eth_mdc
 #set property -dict { PACKAGE PIN A9
                             IOSTANDARD LVCMOS33
} [get ports { ETH MDIO }]; #IO L14N T2 SRCC 16 Sch=eth mdio
 #set_property -dict { PACKAGE_PIN B3
                              IOSTANDARD LVCMOS33
} [get ports { ETH RSTN }]; #IO L10P T1 AD15P 35 Sch=eth rstn
 #set_property -dict { PACKAGE_PIN D9
                              IOSTANDARD LVCMOS33
} [get ports { ETH CRSDV }]; #IO L6N T0 VREF 16 Sch=eth crsdv
 #set_property -dict { PACKAGE_PIN C10
                              IOSTANDARD LVCMOS33
           { ETH RXERR }];
                              #IO L13N T2 MRCC 16
  [get ports
Sch=eth_rxerr
 [get_ports { ETH_RXD[0] }];
                              #IO_L13P_T2_MRCC_16
Sch=eth rxd[0]
 #set_property -dict { PACKAGE_PIN D10
                              IOSTANDARD LVCMOS33
           { ETH_RXD[1] }];
                              #IO L19N T3 VREF 16
 [get ports
Sch=eth rxd[1]
 #set_property -dict { PACKAGE PIN B9
                              IOSTANDARD LVCMOS33
```

} [get_ports { ETH_TXEN }]; #IO_L11N_T1_SRCC_16 Sch=eth_txen

```
[get_ports { ETH_TXD[0] }];
                         #IO_L14P_T2_SRCC_16
Sch=eth_txd[0]
#set_property -dict { PACKAGE_PIN A8
                         TOSTANDARD LVCMOS33
 [get_ports { ETH_TXD[1] }];
                        #IO_L12N_T1_MRCC_16
Sch=eth_txd[1]
#set_property -dict { PACKAGE_PIN D5
                         TOSTANDARD LVCMOS33
} [get_ports
         { ETH_REFCLK }];
                         #IO_L11P_T1_SRCC_35
Sch=eth refclk
} [get ports { ETH INTN }]; #IO L12P T1 MRCC 16 Sch=eth intn
 ##Ouad SPI Flash
 [get_ports { QSPI_DQ[0] }]; #IO_L1P_T0_D00_MOSI_14
Sch=qspi_dq[0]
 } [get_ports
         { QSPI DQ[1] }]; #IO L1N TO D01 DIN 14
Sch=qspi_dq[1]
[get_ports { QSPI_DQ[2] }]; #IO_L2P_T0_D02_14
Sch=qspi_dq[2]
#set property -dict { PACKAGE PIN M14 IOSTANDARD LVCMOS33
 [get_ports { QSPI_DQ[3] }];
                         #IO_L2N_T0_D03_14
Sch=qspi dq[3]
```

} [get_ports { QSPI_CSN }]; #IO_L6P_T0_FCS_B_14 Sch=qspi_csn