
### 4-bit REAL TIME CLOCK MODULE

## RTC-72421/72423

- Builtin crystal unit allows adjustment-free efficient operation.
- ALE input terminal available for 8048, 8051, and 8085 series.
- 12/24H clock switchover function and automatic leap year setting.
- · Interrupt masking.
- 30 second adjustment function.
- Low current consumption and features a backup function.



### ■ Specifications (characteristics)

### ■ Absolute Max. rating

Item	Symbol	Condition	Specifications	Unit	
Power source voltage	V <sub>DD</sub>	Ta=25°C	-0.3 to 7.0		
Input and output voltage	VI/O	Ta=25°C	GND -0.3 to V <sub>DD</sub> +0.3	V	
61	_	RTC-72421	-55 to +85		
Storage temperature	Тѕтс	RTC-72423	-55 to +125	.C	
Soldering condition	Tsol	RTC-72421	Under 260°C within 10 sec. (lead part) (package should be less than 150°C)		
Soldering condition	. 302	RTC-72423	Twice at under 260°C within 10 sec. or under 230°C within 3 min.		

### Operating range

Item	Symbol	Condition	Specifications	Unit
Operating voltage	V <sub>DD</sub>		4.5 to 5.5	٧
Operating temperature	Topr	RTC-72421	-10 to 70	j.
Operating temperature	TUPK	RTC-72423	-40 to 85	C
Data holding voltage	V <sub>DH</sub>		2.0 to 5.5	٧
CSI data holding time	tcdr	Refer to the data	2.0 min.	μs
Operation restoring time	tr	holding timing	2.0 111111.	μδ

### ■ Frequency characteristics and current consumption characteristics

Item	Symbol	Con	dition	Specifications	Unit	
			72421 A	±10		
F	Δf/fo	Ta=25°C	72421 B	±50		
Frequency tolerance	Δ1/10	V <sub>DD</sub> =5V	72423 A	±20	ppm	
			72423	±50	ррпп	
Frequency temperature characteristics		-10 to (25°C reference	+70°C ce temperature)	+10/-120		
Aging	fa		Ta=25°C, year	±5 max.	ppm/Y	
Shock resistance	S.R.	Three drops on a hard board from 75 cm or 3000G x 0.3ms x 1/2 sine wave x 3 directions		±10 max.	ppm	
	I <sub>DD1</sub>	CS <sub>1</sub> =0V	V <sub>DD</sub> =5V	10 max.		
Current consumption	I <sub>DD2</sub>	Exclude input/ output current	V <sub>DD</sub> =2V	5 max.	μA	

### ■ Electrical characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Applicable terminal
"H" input voltage (1)	V <sub>IH1</sub>	_	2.2		_		All inputs other than
"L" input voltage (1)	VIL1				0.8	V	CS <sub>1</sub>
Input leak current (1)	ILK1	V1=VDD/0V			±1		Input other than D₀ to D₃
Input leak current (2)	ILK2	V I – V DD/O V	_	_	±10	μΑ	
"L" output voltage (1)	V <sub>OL1</sub>	IoL=2.5mA			0.4		Do to D <sub>3</sub>
"H" output voltage	VoH	Іон=-400µА	2.4		-	V	
"L" output voltage (2)	V <sub>OL2</sub>	IoL=2.5mA			0.4		STD.P
Off leak current	IOFFLK	V1=VDD/0V			10	μΑ	
Input capacity	0	Input frequency 1 MHz		10		рF	Input other than Do to D3
приссарасну	C <sub>1</sub>	frequency 1 MHz		20	_	ρı	Do to D <sub>3</sub>
"H" input voltage (2)	V <sub>IH2</sub>	V <sub>DD</sub> =2 to 5.5V	4/5 VDD			V	00
"L" input voltage (2)	V <sub>IL2</sub>	VDD 2.10 0.5 V	_		1/5 Vdd	V	CS <sub>1</sub>

### ■ Terminal connection


# • RTC-72421 18 17 16 15 14 13 12 11 10 1 2 3 4 5 6 7 8 9 • RTC-72423

23 22 21 20 19 18 17 16 15 14 13


	030		U30
3	ALE	3	NC
4	Ao	4	ALE
4 5	A1	5	A <sub>0</sub>
6	A2	6	NC
7 8	<u>A</u> 3	7	A1
	RD	8	NC
9	GND	9	A <sub>2</sub>
10	WR	10	_A <sub>3</sub> _
11	D <sub>3</sub>	11	RD
12	D <sub>2</sub>	12	GND
13	D <sub>1</sub>	13	WR
14	D₀	14	D <sub>3</sub>
15	CS <sub>1</sub>	15	D <sub>2</sub>
16	(VDD)	16	D <sub>1</sub>
17	(VDD)	17	NC
18	VDD	18	NC
		19	D <sub>0</sub>
		20	CS <sub>1</sub>
		21	NC
		22	(VDD)
		23	(VDD)
		24	VDD

- (V<sub>so</sub>) and V<sub>so</sub> are to have the same level of voltage. Do not connect it to any external terminals.
   NC is not connected internally.
- External dimensions

(Unit: mm)



### • RTC-72423



### Register table

SSS					ter		Da	nta		Count	
Address	<b>A</b> 3	<b>A</b> 2	<b>A</b> 1	Ao	Register	Dз	D <sub>2</sub>	D1	D <sub>0</sub>	Value	Remarks
0	0	0	0	0	S <sub>1</sub>	S8	S4	S2	S1	0 to 9	1- second digit register
1	0	0	0	1	S10	*	S40	S20	S10	0 to 5	10- second digit register
2	0	0	1	0	MI 1	mi	mi4	mi <sub>2</sub>	mi <sub>1</sub>	0 to 9	1- minute digit register
3	0	0	1	1	MI10	*	mi <sub>40</sub>	mi <sub>20</sub>	mi <sub>10</sub>	0 to 5	10- minute digit register
4	0	1	0	0	H <sub>1</sub>	hв	h4	h <sub>2</sub>	h <sub>1</sub>	0 to 9	1- hour digit register
5	0	1	0	1	H10	*	PM/AM	h <sub>20</sub>	<b>h</b> 10	0 to 2 or 0 to 1	PM/AM,10- hours digit register
6	0	1	1	0	D <sub>1</sub>	d8	d4	d <sub>2</sub>	d <sub>1</sub>	0 to 9	1- day digit register
7	0	1	1	1	D <sub>10</sub>	*	*	d <sub>20</sub>	<b>d</b> 10	0 to 3	10 -day digit register
8	1	0	0	0	MO <sub>1</sub>	mo <sub>8</sub>	mo <sub>4</sub>	mo <sub>2</sub>	mo <sub>1</sub>	0 to 9	1- month digit register
9	1	0	0	1	αOM	*	*	*	<b>mo</b> 10	0 to 1	10- month digit register
Α	1	0	1	0	Y <sub>1</sub>	у8	<b>y</b> 4	<b>y</b> 2	<b>y</b> 1		1- year digit register
В	1	0	1	1	Y <sub>10</sub>	<b>y</b> 80	<b>y</b> 40	<b>y</b> 20	<b>y</b> 10	0 to 9	10- year digit register
С	1	1	0	0	W	*	W4	W2	W1	0 to 6	Week register
D	1	1	0	1	RegD	30 sec. ADJ	IRQ FLAG	BUSY	HOLD		Control Register D
Ε	1	1	1	0	RegE	t <sub>1</sub>	to	ITRPT /STND	MASK	_	Control Register E
F	1	1	1	1	RegF	TEST	24/12	STOP	REST		Control Register F

- 0="L" level,1="H" level, REST = RESET | ITRPT/ STND=INTERRUPT/STANDARD

- 1) Bit \* does not exist.
  2) Please mask AM/PM
  3) Busy is read only. I Please mask AM/PM bit with 10's of hours operations.

  Busy is read only. IRQ can only. IRQ can only be set low ("0").

4)	Data Bit	PM/AM	ITRPT/STND	24/12
	1	PM	ITRPT	24
	0	AM	STND	12

5) TEST bit should be "O".


### **Switching characteristics (with ALE)**

(Please connect ALE to V<sub>DD</sub> if the microprocessor does not have an ALE output.)


Item	Symbol	Condition	Min.	Max.	Unit
CS <sub>1</sub> setup time	tsu (cs1)		1000		
Address setup time before ALE	tsu (A-ALE)		50		
Address hold time after ALE	th (ale-a)		50		
ALE pulse width	tw (ale)		80		
ALE setup time before WRITE	tsu (ale-w)		0	_	
ALE setup time before READ	tsu (ALE-R)		0		
ALE setup time after WRITE	tsu (w-ale)		50		
ALE setup time after READ	tsu (R-ALE)		50		ns
WRITE pulse width	tw (w)		120		
DATA delay time after READ	tpzv (R-Q)	CL=150pF	_	120	
DATA Hold time after READ	tpvz (R-Q)		0	70	
DATA setup time before WRITE	tsu (D-W)		80		
DATA hold time after WRITE	th (w-d)		10		
CS <sub>1</sub> hold time	th (cs1)		1000		
READ/WRITE recovery time	trec (R/W)		200		

 $(V_{DD} = 5V \pm 0.5V)$ 


### **■** Write mode (with ALE)



### Read mode (with ALE)



### Data holding timing



### Block diagram

