

EIE4110 VLSI CAD Laboratory 5 – High-Level Synthesis (HLS)

	Student Name:		_
	Student No.:		_
	Date:		_
PART 1 – ave8.c Synthesis			
a.) Convert the ave8 SW description into sy	nthesizable C code for	HLS. Annotate here	the
changes required.			
			(2 marks)
b)Synthesize the ave8.c design. Annotate f	from Resource constra	int file the number an	d type of
Functional Units (FUs) needed to fully paral	lelize the description		
			(2 marks)
b.) Report from the QoR file the size of the	circuit in terms of numb	er of LUTs and regis	ters.
Report also the latency of the synthesized of	circuit and the critical pa	ath and maximum fre	quency.
			(2 marks)
c.) Perform Logic synthesis using Xilinx ISE Discuss if they match or not and why they d	•	results in terms of L	UTs.
			(4 marks)

PART 2 - ave8.c Verification

a.)	Perform a cycle-accurate simulation using the untimed test vectors used for the software		
	simulation and make sure that the simulation outputs match. Demonstrate it to the supervisor		
	(signature required)		

(2 marks)

PART 3 ave8.c Design Space Exploration

a.) Reduce the number of FUs in the Resource Constraint file (FCNT) from the maximum number obtained in the initial design to half that number and to only 1 FU. Annotate the Area in terms if LUTs and the latency of each of the 3 designs in a table. Plot the graph of **area vs.**latency of the 3 designs. Discuss the results. Are they what you expected? (Yes/No)

(6 marks)

Design LUTs Latency Critical path

1 (max FUs)

2 (1 FU of each Type)

3 (1 single FU)