# 國立清華大學 電機工程系 112 學年度第二學期

## **Advanced SOC Design Laboratory**

Lab #2-2

Group 7



學校系所: 清大電子所、成大電機所

學號姓名: 110063553 張傑閱

1122029s 蔡宗頴

指導教授:賴瑾 教授 (Prof. Jiin Lai)

中華民國一一三年四月

# **Table of Contents**

Ta	ble of content	i
1	How you design your work	1
2	What's the test result of catapult design	8
3	How to integrate your design in FSIC	16
4	What's the simulation result of FSIC	19



# 1. How you design your work (5 modifications)

## · Block diagram of our design:




Fig. 1. Block Diagram of our design.

### Process four pixels per clock cycle.

Firstly, we defined several datatypes in EdgeDetect\_defs.h for transferring pixels between functions, as shown in Fig. 2.

```
60
61
62
63
64
            struct Stream_t{
                 bool sof;
bool eol;
                  pixelType4x pix;
67
68
                  gradType grad[4];
70
71
72
73
74
75
76
77
78
79
80
            typedef int36
                                            gradType4x;
                  magType mag[4];
            typedef uint36
                                            magType4x; //
            typedef ac_int<64,false>
                                            pixelType8x;
```

Fig. 2. Definition of several datatypes.

Second, we changed the arguments of every function. This is illustrated from Fig. 3 to Fig. 6.

Fig. 3. Top.

Fig. 4. VerDer.

Fig. 5. HorDer.

```
public
  EdgeDetect_MagAng() {}
  #pragma hls_design interface
  void CCS_BLOCK(run)(ac_channel<gradType4x> &dx_in,
                      ac_channel<gradType4x> &dy_in,
                      ac_channel<pixelType4x> &dat_in,
                                            &widthIn,
                      maxWType
                      maxHType
                                            &heightIn,
                      bool
                                            &sw_in,
                      uint32
                                            &crc32_pix_in,
                      uint32
                                             &crc32_dat_out
                      ac_channel<Stream_t>
                                             &dat_out)
```

Fig. 6. MagAng.

Third, we unfolded the multiply-add operation of one output pixel to 4 times, as illustrated in Fig. 7, Fig. 8, and Fig. 9.




Fig. 7. Block diagram: VerDer.




Fig. 8. Block diagram: HorDer.




Fig. 9. Block diagram: MagAng.

 Use sum of absolute difference (SAD) for edge magnitude calculation.

The correction of the codes is shown in Fig. 10. Since the original dx.slc<9>(i\*9) and dy.slc<9>(i\*9) datatype are int9, and mag[i] datype is uint8, they should be clipped to 255 if the value is over 255.

```
// magn calculation
#pragma hls_unroll yes
ABSADD: for(int i = 0; i < 4; i++){
    if((abs(dx.slc<9>(i * 9)) + abs(dy.slc<9>(i * 9)) ) > 255){
        mag[i] = 255;
    }
else{
    mag[i] = abs(dx.slc<9>(i * 9)) + abs(dy.slc<9>(i * 9));
}
```

Fig. 10. The correction of the codes for SAD.

Add two crc32 calculation on image input / output.

The crc32 calculation on image input and output are shown in Fig. 11 to Fig. 13, respectively. The local variables crc\_32\_pix\_in\_default and crc\_32\_dat\_out\_default are set to prevent the mapping of inout port for crc\_32\_pix\_in and crc\_32\_dat\_out during Architecture phase.

Fig. 11. The crc32 calculation for image input.

```
// crc32 for image output

crc32_in = mag_cal;

crc32_dat_out_default = calc_crc32<32>(crc32_dat_out_default, mag_cal);
```

Fig. 12. The crc32 calculation for image output.

```
uint32 crc32_pix_in_default = 0XFFFFFFFF;
uint32 crc32_dat_out_default = 0XFFFFFFFF;

mrows: for (maxHType y = 0; ; y++) {
    crc32_pix_in_default = ~crc32_pix_in_default;
    crc32_pix_in = crc32_pix_in_default;
    crc32_dat_out_default = ~crc32_dat_out_default;
    crc32_dat_out = crc32_dat_out_default;
```

Fig. 13. The crc32 default values outside the loops.

# • Select the output source from input image or the calculated magnitude.

The selection of the output source from image input of the calculated magnitude is depicted in Fig. 14.

Fig. 14. The selection of the output source from image input of the calculated magnitude.

#### • Remove the angle calculation.

The removal of the angle calculation is illustrated in Fig. 15.

```
//ac_math::ac_atan2_cordic((ac_fixed<9,9>)dy, (ac_fixed<9,9>) dx, at);
//angle.write(at);
```

Fig. 15. The removal of the angle calculation.

# 2. What's the test result of catapult design (C design checker, testbench)

### · C design checker:

The C design checker result is shown in Fig. 16 to Fig. 19.




Fig. 16. Design Checker Report (Part 1).




Fig. 17. Design Checker Report (Part 2).

```
STF - Funcs with statics called multiple times
 95
 96
 97
 98
 99
         Violations - 40 (0 fatal, 20 error, 17 warning, 3 info)
100
101
            ABR - Array Bounds Read - 2
EdgeDetect_VerDer.h:100:26
102
103
                                        if ( (x/4 &1) == 0 ) {
// vertical window of pixels
                  98
104
105
                                           rdbuf1_pix = line_buf1[x/8];
rdbuf0_pix = line_buf0[x/8];
106
                  | 101
107
108
                  102
                                        } else { // Write line buffer caches on odd iterations of COL loop
109
               EdgeDetect_VerDer.h:101:26
110
                                            // vertical window of pixels
rdbufl_pix = line_bufl[x/8];
                    99
111
                  100
112
                                         rdbuf0 pix = line buf0[x/8];
} else { // Write line buffer caches on odd iterations of COL loop
                  > 101
113
                  | 102
114
115
                  103
                                            line_buf1[x/8] = rdbuf0_pix; // copy previous line
116
            ABW - Array Bounds Write - 2
117
               EdgeDetect_VerDer.h:103:13
118
                                         rdbuf0_pix = line_buf0[x/8];
} else { // Write line buffer caches on odd iterations of COL loop
line_buf1[x/8] = rdbuf0_pix; // copy previous line
line_buf0[x/8] = wrbuf0_pix; // store current line
                  | 101
119
                    102
120
                  > 103
121
                    104
122
123
124
```

Fig. 18. Design Checker Report (Part 3).






Fig. 19. Design Checker Report (Part 4).

#### · Testbench:

The testbench result is shown in Fig. 20 to Fig. 23.

Fig. 20. Testbench result of rtl\_sim (Part 1).

```
☐ rtl_sim_vivado_lib.log - 記事本

  檔案(F) 編輯(E) 格式(O) 檢視(V) 說明
# stuck in golden file = 0

# Info: scverify_top/user_tb: Simulation PASSED @ 592096 ns

# ** Note: (vsim-6574) SystemC simulation stopped by user.

# 1
```

Fig. 21. Testbench result of rtl\_sim (Part 2).

```
| concat_tism_wivedo_lblog-REM#
| ENGINEER | MEMON | M
```

Fig. 22. Testbench result of concat rtl sim (Part 1).

```
🌉 concat_rtl_sim_vivado_lib.log - 記事本
    檔案(F) 編輯(E) 格式(O) 檢視(V) 說明
 # Info: Collecting data completed
# captured 1 values of widthIn
# captured 1 values of heightIn
# captured 1 values of heightIn
captured 1 values of sw_in
# captured 1 values of crc32_pix_in
captured 1 values of crc32_dat_out
captured 57600 values of dat_in_sof
captured 57600 values of dat_in_pix
captured 57600 values of dat_in_pix
captured 57600 values of dat_out_sof
captured 57600 values of dat_out_sof
captured 57600 values of dat_out_sof
captured 57600 values of dat_out_pix
# captured 57600 values of dat_out_pix
# Info: scverify_top/user_tb: Simulation completed
#
 # Checking results
# 'crc32_pix_in'
              capture count
comparison count
               ignore count
      error count = 0
stuck in dut fifo = 0
stuck in golden fifo = 0
'crc32_dat_out'
capture count = 1
              comparison count
ignore count
error count
stuck in dut fifo
      stuck in golden fifo = 0
              capture count
               comparison count
              ignore count
error count
stuck in dut fifo
       stuck in golden fife = 0

'dat_out_eol'

capture count = 5'
comparison count = 5'
                                                                      = 57600
= 57600
                                                                     = 0
= 0
= 0
               ignore count
              error count
stuck in dut fifo
       stuck in golden fifo = 0
'dat_out_pix'
              capture count
comparison count
               ignore count
              error count = 0
stuck in dut fifo = 0
stuck in golden fifo = 0
```

Fig. 23. Testbench result of concat rtl sim (Part 2).

### 3. How to integrate your design in FSIC




Fig. Work process

- First, put the RTL code (concat\_rtl.v) into
   USER PRJ0 module.
  - Copy concat\_rtl.v file into the user\_prj0/rtl folder.
- Second, replace concat\_EdgeDetect\_Top\_fsic.v with concat\_rtl.v


- Before executing the simulation, you need to fill in the filelist based on the design you are using.
  - Filelist in the user/testbench/tc folder.

```
1 ../fpga.v
 2 ../fsic_clock.v
 3 ../../rtl/fsic.v
 4 ../../axilite_axis/rtl/axi_ctrl_logic.sv
 5 ../../axilite axis/rtl/axil axis.sv
 6 ../../axilite_axis/rtl/axilite_master.sv
7 .../../axilite_axis/rtl/axilite_slave.sv
8 ../../axilite_axis/rtl/axis_master.sv
 9 ../../axilite axis/rtl/axis slave.sv
10 ../../axis switch/rtl/sw caravel.v
11 ../../config_ctrl/rtl/config_ctrl.v
12 ../../fsic clkrst/rtl/fsic clkrst.v
13 ../../io serdes/rtl/fsic coreclk phase cnt.v
14 ../../io serdes/rtl/fsic io serdes rx.v
15 ../../io serdes/rtl/io serdes.v
16 ../../logic analyzer/rtl/LogicAnalyzer.v
17 ../../logic analyzer/rtl/Sram.v
18 ../../mprj_io/rtl/fsic_mprj_io.v
19 ../../user_subsys/rtl/user_subsys.v
20 ../../user subsys/axil slav/rtl/axil slav.v
21 ../../user subsys/axis mstr/rtl/axis mstr.v
22 ../../user_subsys/axis_slav/rtl/axis_slav.v
23 ../../user_subsys/irq_mux/rtl/irq_mux.v
24 ../../user_subsys/la_mux/rtl/la_mux.v
25 ../../user_subsys/user_prj/user_prj0/rt1/user_prj0.v
26 ../../user subsys/user prj/user prj0/rtl/concat rtl.v
27 ../../user_subsys/user_prj/user_prj0/rtl/spram.v
28 ../../user_subsys/user_prj/user_prj1/rtl/user_prj1.v
29 ../../user_subsys/user_prj/user_prj1/rtl/bram11.v
30 ../../user_subsys/user_prj/user_prj1/rt1/fir.v
31 ../../user_subsys/user_prj/user_prj1/rtl/multiplier_adder.v
32 ../../user_subsys/user_prj/user_prj2/rt1/user_prj2.v
33 ../../user_subsys/user_prj/user_prj3/rt1/user_prj3.v
```

Put the two SRAM(spram.v) and ctrl\_regs rd/wr
 circuits into USER PRJ0 module.

## - USER\_PRJ0 internal block diagram

USER\_PRJ0





### 4. What's the simulation result of FSIC


- This is the simulation result verified using testbench.

  Use task "test001" ~ task "test007" function in

  testbench for verify the FSIC module, and then task

  "test001" and task "test002" mainly verify the

  EdgeDetect IP.
  - The mainly task is to test the EdgeDetect IP.



- Simulation results

```
4720405=> 000002010001
                          test002 [PASS] idx3=
                                                       57586, soc_to_fpga_axis_expect_value[
                                                                                                         57586] = 000002010001, soc_to_fpga_axis_captured[
          4720405=>
000006050405
                        > test002 [PASS] idx3=
                                                       57587, soc_to_fpga_axis_expect_value[
                                                                                                         57587] = 000006050405, soc_to_fpga_axis_captured[
              4720405=> test002 [PASS] idx3=
                                                       57588, soc_to_fpga_axis_expect_value[
                                                                                                         57588] = 000005010102, soc_to_fpga_axis_captured[
              4720405=> test002 [PASS] idx3=
                                                       57589, soc to fpga axis expect value[
                                                                                                         57589] = 000001050a0a, soc to fpga axis captured[
                          test002 [PASS] idx3=
                                                       57590, soc to fpga axis expect value[
                                                                                                         57590] = 0000100f0303, soc to fpga axis captured[
                          test002 [PASS] idx3=
                                                       57591, soc to fpga axis expect value[
                                                                                                         57591] = 00002240290f, soc to fpga axis captured[
                       >> test002 [PASS] idx3=
                                                       57592, soc_to_fpga_axis_expect_value[
                                                                                                         57592] = 0000262e2e16, soc_to_fpga_axis_captured[
         0000262e2e16
                                                       57593, soc_to_fpga_axis_expect_value[
                                                                                                         57593] = 00003b246363, soc_to_fpga_axis_captured[
                       > test002 [PASS] idx3=
                                                       57594, soc_to_fpga_axis_expect_value[
                                                                                                         57594] = 00002e6b4040, soc_to_fpga_axis_captured[
                                                                                                         57595] = 00000f48432c, soc_to_fpga_axis_captured[
                                                       57595, soc_to_fpga_axis_expect_value[
              4720405=> test002 [PASS] idx3=
                                                       57596, soc to fpga axis expect value[
                                                                                                         57596] = 00002f060202, soc to fpga axis captured[
              4720405=> test002 [PASS] idx3=
         00002f060202
              4720405=> test002 [PASS] idx3=
                                                       57597, soc to fpga axis expect value[
                                                                                                         57597] = 0000080a122c, soc to fpga axis captured[
         0000080a122c
                                                                                                         57598] = 00000c04100b, soc_to_fpga_axis_captured[
              4720405=> test002 [PASS] idx3=
                                                       57598, soc to fpga axis expect value[
         99999c94199b
                                                       57599, soc_to_fpga_axis_expect_value[
                                                                                                         57599] = 04011a150910, soc_to_fpga_axis_captured[
       = 04011a150910
              4721005=> Final result [PASS], check_cnt = 115222, error_cnt = 0000
                                                                                                                               No error!
    ish called at time : 4721005 ns : File "/home/ubuntu/asoc/caravel-soc_fpga-lab/fsic-sim2/fsic_fpga/rtl/user/testbench/tb_fsic.v" Line 438
Time (s): cpu = 00:14:22 ; elapsed = 00:17:10 . Memory (MB): peak = 2859.367 ; gain = 8.027 ; free physical = 1934 ; free virtual = 13439
rm quit
INFO: xsimkernel Simulation Memory Usage: 126928 KB (Peak: 170776 KB), Simulation CPU Usage: 550640 ms
INFO: [Common 17-206] Exiting xsim at Sat Apr 13 04:16:13 2024...
µbuntu@ubuntu2004:~/asoc/caravel-soc_fpga-lab/fsic-sim2/fsic_fpga/rtl/user/testbench/tc$ ■
```

#### Distribution of work:

- 02\_edgedetect\_fsic: 蔡宗頴
- 03\_fsic\_prj: 張傑閔
- Discussion with each other when we were faced with some problems.