

Advanced Topics in Electronic System Level Design

Term Project Report

N26094859 蔡宗穎

Abstract: This term project aims to integrate our DMA module with other components in the TLM 2.0 platform and run applications by using OVP simulator. I will illustrate some examples I thought helpful for Part2 in Part1, and then explain how I implemented the above mentioned platform.

Part 1. Useful Examples

In this part, I will pick 5 examples and illustrate how they can be helpful in Part2.

1.1 usingSystemC

(1) Folder Path: \$IMPERAS_HOME/Examples/HelloWorld/usingSystemC

(2) Why choose this example: To learn how a bare metal program looks like and how to change the component to different variants.

(3) How it helps in doing Part2: This example is the platform program base I used to implement this term project. I only need to change the number of the components and define the connection of the processor (riscv_RV32G), ram, and DMA to bus (tlmDecoder).

1.2 SystemC_TLM

(1) Folder Path: \$IMPERAS_HOME/Examples/PlatformConstruction/SystemC_TLM

(2) Why choose this example: To learn how a module (UART in this example) is connected to the platform. I also learned how to change tlm_platform.tcl (the hardware definition) while running this example.

(3) How it helps in doing Part2: Although the method of connecting the module in this example is different from that in my implementation, it is also a good example to learn how a module is connected to the platform, and how to write application.c by using the provided API like readReg8, readReg32, writeReg8, and writeReg32.

1.3 creatingDMAC/1.registers, 3. memoryAccess, 4. Interrupts, 5. nativeBehaviors

(1) Folder Path: \$IMPERAS_HOME/Examples/Models/Peripherals/creatingDMAC

(2) Why choose this example: To learn what a real DMA looks like, how it can be used, specifically how to write the ISR (Interrupt Handler).

(3) How it helps in doing Part2: The 2 files, dmacRegister.h and riscvInterrupts.h, which the former can be used by changing some definition to let the CPU knows the


base address of every component, and the later can be used directly for interrupt signal. And the dmaTest.cpp is used as the template to write my application, and helps me a lot to learn how to write the ISR.

1.4 using ISS

(1) **Folder Path:** \$IMPERAS_HOME/Examples/ HelloWorld/usingISS

(2) **Why choose this example:** To learn how to specify a processor in the program using Instruction Set Simulator

(3) **How it helps in doing Part2:** Although it is not directly related to this project, it is a good start for me to learn how to use the Instruction Set Simulator.




1.5 using ISS

(1) **Folder Path:** \$IMPERAS_HOME/Examples/ HelloWorld/usingISS

(2) **Why choose this example:** To learn how multicore processors and shared memory are used in OVP.

(3) **How it helps in doing Part2:** Although it is not directly related to this project, it is a good start for me to learn how the multicore processors and shared memory are used in TLM 2.0 platform, which we should implement in the original project.



Part 2. How I implemented the term project

In this project, I used the folder “SystemC_TLM” as the base folder to implement my project, and I also used some files in the folder “creatingDMAC”, i.e. `dmacRegister.h` and `riscvInterrupts.h`. In the following sections, I will explain part of the codes needed to implement in this project.

2.1 Folder and files

```
ESL_Project_DMA
|--example.sh
|--application
|   |--dmacRegisters.h
|   |--riscvInterrupts.h
|   |--dmaTest.c
|--platform
|   |--dma.h
|   |--dma.cpp
|   |--platform.cpp
|   |--tlmSupport
|   |--Build
```

1. **example.sh** is the share script to run the overall DMA program.

2. **dmacRegisters.h** defines the addresses needed for the riscv processor to find and send control signals to DMA, and the source/target addresses for DMA to move data.

3. **riscvInterrupts.h** defines the information the riscv processor need to perform interrupt actions.

4. **dmaTest.c** is the application file that controls and displays the overall program.

5. **dma.h** is the head file for DMA to define the input/output and other variables.

6. **dma.cpp** is definition of the process and tlm transport.

7. **platform.cpp** defines all components and instances in the platform, and how the platform is connected.

8. **tlmSupport** is the folder containing all definitions of the tlm-related components.

2.2 Codes of Platform

(1) dma.h & dma.cpp

Since `dma.h` is almost the same as the assignment 2, except that the **interrupt port** should be modified to meet the riscv processor way.

```
tlm::tlm_analysis_port<unsigned int> Interrupt;
tlm_utils::simple_target_socket<dma> slave_p;
tlm_utils::simple_initiator_socket<dma> master_p;
```

The following figures shows the difference in `dma.cpp`. I changed the receiving part for control registers in `dm::dma_proc()` into `dma::b_transport(...)` part to ensure that the data is received at the right order and right time.

```

1  #include "dma.h"
2
3  using namespace sc_core;
4  using namespace sc_dt;
5  using namespace std;
6
7  /*-----slave mode-----*/
8  void dma::b_transport(tlm::tlm_generic_payload& trans, sc_time& delay){
9      tlm::tlm_command cmd_s = trans.get_command();
10     sc_dt::uint64 addr_s = trans.get_address();
11     unsigned char* data_s = trans.get_data_ptr();
12     //unsigned int len = trans.get_data_length();
13
14     //cout << "----- Bus Transaction (CPU & DMA) -----" << endl;
15     //cout << sc_time_stamp() << "\n";
16     //cout << "Command : "<< (cmd_s ? "write" : "read") << endl;
17     //cout << "Address : 0x" << hex << addr_s << endl;
18
19     if(cmd_s == tlm::TLM_WRITE_COMMAND){
20         //addressed write operations
21         tmp_addr_mask = addr_s;
22         //tmp_addr_mask = addr_s - DMA_base_addr.read();
23         tmp_data = *(reinterpret_cast<int*>(data_s));
24         slave_r_w = 1;
25         //cout << "addr = 0x" << tmp_addr_mask << endl;
26         //cout << "data = " << hex << tmp_data << endl;
27         //cout << "slave_r_w = 1" << endl;
28
29         switch(tmp_addr_mask){
30             case 0x0:
31                 SOURCE = tmp_data - 0x50000000;
32                 //dma_state = slave_st;
33                 //cout << "SOURCE = " << hex << SOURCE << endl;
34                 //cout << "DMA_slave_st: 0x0" << endl;
35                 break;
36             case 0x4:
37                 TARGET = tmp_data - 0x50000000;
38                 //dma_state = slave_st;
39                 //cout << "TARGET = " << hex << TARGET << endl;
40                 //cout << "DMA_slave_st: 0x4" << endl;
41                 break;
42             case 0x8:
43                 SIZE = tmp_data;
44                 //dma_state = slave_st;
45                 //cout << "SIZE = " << hex << SIZE << endl;
46                 //cout << "DMA_slave_st: 0x8" << endl;
47                 break;
48             case 0xc:
49                 START_CLEAR = tmp_data;
50                 //cout << "start_clear = " << START_CLEAR << endl;
51                 //if(tmp_data == 1 && SIZE.read() > 0){
52                     //dma_state = dataR_st;
53                     //cout << "START = " << hex << tmp_data << endl;
54                     //cout << "DMA_slave_st: 0xc_1" << endl;
55                     //master_port.r_w.write(0);
56                     //master_port.addr = Control_Reg[0x0];
57                 //}else{
58                     //dma_state = slave_st;
59                     //slave_r_w = 0;
60                     //cout << "DMA_slave_st: 0xc_2" << endl;
61                 //}
62                 break;
63             default:
64                 //dma_state = slave_st;
65                 //cout << "DMA_slave_st: default" << endl;
66                 break;
67         }
68     }else{
69         //addressed read operations
70         slave_r_w = 0;
71         //cout << "slave_r_w = 0" << endl;
72     }
73
74
75
76
77     wait(delay); //use the external delay
78     trans.set_response_status(tlm::TLM_OK_RESPONSE);
79
80 }

```

```

81
82 /*-----state proc-----*/
83 void dma::dma_proc(){
84     //reset behavior
85     SOURCE = 0;
86     TARGET = 0;
87     SIZE = 0;
88     START_CLEAR = 0;
89     Interrupt.write(0);
90     slave_r_w = 0;
91     data_reg = 0;
92
93     while(1){
94         wait();
95         tlm::tlm_generic_payload* trans_m = new tlm::tlm_generic_payload;
96         tlm::tlm_command cmd_m;
97         sc_time delay = sc_time(10,SC_NS);
98         sc_uint<32> addr_s, addr_t;
99         uint32_t data_get;
100         uint32_t data_out;
101
102         switch(dma state){
103             case slave_st: //State 0:Read from slave port
104
105                 if((slave_r_w == 1) && (START_CLEAR == 0)){
106                     //cout << "tmp_addr_mask: " << tmp_addr_mask << endl;
107                     dma_state = slave_st;
108                     //cout << "0-1" << endl;
109                 }
110                 else if (START_CLEAR == 1){//cout
111                     dma_state = dataR_st;
112                     //cout << "0-2" << endl;
113                 }
114                 break;
115             case dataR_st: //State 1:Get source addr. from SOURCE register
116                 //slave_port.r_w.write(0);
117                 if((START_CLEAR == 1)&& (SIZE > 0)){
118                     //Data_Reg = master_port.data_in.read();
119                     //addr_s = SOURCE.read();
120                     //addr_t = TARGET.read();
121
122                     //addr_s = SOURCE.read();
123                     cmd_m = tlm::TLM_READ_COMMAND;
124                     trans_m->set_command(cmd_m);
125                     trans_m->set_address(SOURCE);
126                     trans_m->set_data_ptr(reinterpret_cast<unsigned char*>(&data_get));
127                     trans_m->set_data_length(4);
128                     trans_m->set_payload_size(4);
129                 }
130             }
131         }
132     }
133 }

```

(2) platform.cpp

```

19 #include "tlm/tlmModule.hpp"
20 #include "tlm/tlmDecoder.hpp"
21 #include "tlm/tlmMemory.hpp"
22 #include "dma.h"
23 // Processor configuration
24 #include "riscv.ovpworld.org/processor/riscv/1.0/tlm/riscv_RV32G.igen.hpp"
25
26
27 using namespace sc_core;
28
29 /////////////////////////////////////////////////// BareMetal Class ///////////////////////////////////////////////////
30
31
32
33
34 class BareMetal : public sc_module {
35
36 public:
37     BareMetal (sc_module_name name);
38     sc_in<bool> clk;
39     sc_in<bool> rst;
40     tlmModule Platform;
41     tlmDecoder bus1; //local bus
42     tlmDecoder bus2; //global bus
43     tlmRam raml_ins;
44     tlmRam raml_data;
45     tlmRam ram3;
46     tlmRam ram4;
47     dma* dma1;
48     riscv_RV32G cpul;
49
50 private:
51
52     params paramsForcpul() {
53         params p;
54         p.set("defaultsemihost", true);
55         return p;
56     }
57
58
59 }; /* BareMetal */

```

This file is revised from the example.

In this part, it declares the components in the class "BareMetal." The platform, bus, and ram are declared using classes in tlmSupport. The dma module we declared must using pointers.

```

61 BareMetal::BareMetal (sc_module_name name)
62 {
63     .sc_module (name)
64     , Platform ("")
65     , bus1 (Platform, "bus1", 2, 3) //local bus for cpul and raml (# initiators, # targets)
66     , bus2 (Platform, "bus2", 2, 3) //global bus for cpu, dma, and ram3 & ram4 (# initiators, # targets)
67     , raml_ins (Platform, "ram1_ins", 0x0007ffff) //ram1_addr: 0x000000~0xfffff
68     , raml_data (Platform, "ram1_data", 0x008ffff)
69     , ram3 (Platform, "ram3", 0x000fffff) //ram3_addr: 0x200000~0x2fffff
70     , ram4 (Platform, "ram4", 0x000fffff) //ram4_addr: 0x300000~0x3fffff
71     , cpul (Platform, "cpul", paramsForcpul())
72 }
73
74 //-----local bus connection-----//
75 //initiator connections
76 bus1.connect(cpul.INSTRUCTION);
77 bus1.connect(cpul.DATA);
78 //target connections
79 bus1.connect(raml_ins.spl, 0x00000000, 0x0007ffff);
80 bus1.connect(raml_data.spl, 0xffff80000, 0xfffffff);
81 bus1.connect(bus2, 0x50000000, 0x5fffff); //Assumed by myself
82 //-----global bus connection-----//
83
84 //-----DMA connection-----//
85 dma1 = new dma("DMA1");
86 dma1->clk(clk);
87 dma1->reset(rst);
88 dma1->Interrupt(cpul.MExternalInterrupt); //dma's interrupt connect to processor's interrupt
89 dma1->master_p(*bus2.nextTargetSocket()); //dma's master port <-> bus's slave
90 bus2.nextInitiatorSocket(0x00100000, 0x0010001f)->bind(dma1->slave_p); //dma's slave port <-> bus's master
91 //ram3 & ram4
92 bus2.connect(ram3.spl, 0x00200000, 0x002fffff);
93 bus2.connect(ram4.spl, 0x00300000, 0x003fffff);
94 //-----//
95
96 int sc_main (int argc, char *argv[]) {
97     // define period, delay, and clock & reset
98     sc_time period(10, SC_NS), delay(0, SC_NS);
99     sc_clock clk("clk", period, 0.50, delay, false);
100     sc_signal<bool> rst;
101
102     // start the CpuManager session
103     session s;
104
105     // create a standard command parser and parse the command line
106     parser p(argc, (const char**) argv);
107
108     // create an instance of the platform
109     BareMetal top ("top");
110     top.clk(clk);
111     top.rst(rst);
112     rst = true;
113
114     // start SystemC
115     sc_start();
116     return 0;
117 }

```

This part is illustrated in 4 sections.

1 shows the declaration of # of initiators and # of targets for the bus, and the size in the memory (ram1_ins, ram1_data, ram3, and ram4). Note that the ram connected to the processor must be separated into 2 parts, i.e. instruction memory (ram1_ins) and data memory (ram1_data), in order to cover the last address 0xfffffff.

2 shows the connection between all components. The approach for connecting the bus and pre-defined components is using "bus.connect(target, address_low, address_high)". The approach for connecting the bus and our own module is slightly different, it used the pre-defined function (nextInitiatorSocket, nextTargetSocket) declared in tlmDecoder.hpp. Also, the interrupt signal is loaded by connecting the Interrupt port in DMA and MExternalInterrupt port in the processor riscv_RV32G.

3 shows the declaration of period, delay in sc_time class, clk in sc_clock class, and rst in sc_signal class.

4 shows the creation of the instance of the platform, and the corresponding port with clk and rst.

2.3 Codes of Application

(1) dmaRegisters.h & riscvInterrupts.h

In dmaRegisters.h, it defines the addressed used for riscv_RV32G processor, and some of them are used in the dmaTest.c (application file). This file is revised from the example file.

```
19 ////////////////////////////////////////////////// Registers for DMA Controller based on riscv_RV32G ///////////////////////////////////
20
21 #ifndef DMAC_REGISTERS_H
22 #define DMAC_REGISTERS_H
23
24 #define bus2 0x50000000
25
26 #define RAM1_data_BASE_ADDR 0x00000000
27 #define RAM1_ins_BASE_ADDR 0x00000000
28 #define RAM3_BASE_ADDR 0x50200000
29 #define RAM4_BASE_ADDR 0x50300000
30
31 #define RAM3_MOVE_BASE_ADDR 0x50200400
32 #define RAM4_MOVE_BASE_ADDR 0x50300400
33 #define MODE_ADDR 0x50200800 //Switch for moving mod. If 0: RAM3 => RAM4, else : RAM4 => RAM3.
34
35 #define DMA_BASE_ADDR 0x50100000
36
37
38 #define DMA_SOURCE 0x50100000
39 #define DMA_TARGET 0x50100004
40 #define DMA_SIZE 0x50100008
41 #define DMA_START_CLEAR 0x5010000C
```

Since riscvInterrupts.h is not revised or changed, so I will skip it here. It provides some methods for interrupt signal to the processor.

(2) dmaTest.c

```
25 #include <stdio.h>
26 #include <string.h>
27 #include <stdlib.h>
28
29 #include "dmacRegisters.h"
30
31 typedef unsigned int Uns32;
32 typedef unsigned char Uns8;
33
34 #include "riscvInterrupts.h"
35
36 #define LOG(_FMT, ...) printf( "[DMA Program]: " _FMT, ## __VA_ARGS__ )
37 int send_time = 0;
38 int count = 0;
39 int global_count = 0;
40
41 void int_init(void (*handler)()) {
42
43     // Set MTVEC register to point to handler function in direct mode
44     int handler_int = (int) handler & ~0x1;
45     write_csr(mtvec, handler_int);
46
47     // Enable Machine mode external interrupts
48     set_csr(mie, MIE_MEIE);
49 }
50
51 void int_enable() {
52     set_csr(mstatus, MSTATUS_MIE);
53 }
54
55 static inline void writeReg32(Uns32 address, Uns32 offset, Uns32 value)
56 {
57     *(volatile Uns32*) (address + offset) = value;
58 }
59
60 static inline Uns32 readReg32(Uns32 address, Uns32 offset)
61 {
62     return *(volatile Uns32*) (address + offset);
63 }
64
65 static inline void writeReg8(Uns32 address, Uns32 offset, Uns8 value)
66 {
67     *(volatile Uns8*) (address + offset) = value;
68 }
69
70 static inline Uns8 readReg8(Uns32 address, Uns32 offset)
71 {
72     return *(volatile Uns8*) (address + offset);
73 }
74
75
76
77
78
79
80 volatile static Uns32 interruptCount = 0;
```

```

120 void interruptHandler(void)
121 {
122     if(send_time == 0){
123         LOG("Interrupt received.\n");
124         writeReg32(DMA_BASE_ADDR, (uint)(0xC), (uint)(0));
125         LOG("CPU send Clear signal (START_CLEAR = 0).\n");
126         send_time++;
127         global_count++;
128     }
129 }
130
131
132
133 int main(int argc, char **argv)
134 {
135     //Step1. Initialization of RAM3 & RAM4.
136     LOG("Step1. Initialization of RAM3 & RAM4.\n");
137     LOG("Step1_1. Initialization of RAM3.\n");
138     for(int i = 0; i < 2048;i++){
139         writeReg8(RAM3_BASE_ADDR, i, (Uns8)0);
140     }
141     LOG("Step1_1.2. Initialization of RAM4.\n");
142     for(int i = 0; i < 2048;i++){
143         writeReg8(RAM4_BASE_ADDR, i, (Uns8)0);
144     }
145     LOG("Step1_2.1. Checking first 64 grouped-data in RAM3.\n");
146     for(int i = 0; i < 64;i++){
147         printf("Data in RAM3: ADDR[%x] to [%x]\n", (RAM3_BASE_ADDR + i*64), (RAM3_BASE_ADDR + (i+1)*64 - 1));
148         for(int j = 0;j < 16;j++){
149             printf("%d_", readReg8((RAM3_BASE_ADDR + i*64), j ));
150         }
151         printf("\n");
152     }
153     printf("-----\n");
154     LOG("Step1_2.1. Checking first 64 grouped-data in RAM4.\n");
155     for(int i = 0; i < 64;i++){
156         printf("Data in RAM4: ADDR[%x] to [%x]\n", (RAM4_BASE_ADDR + i*64), (RAM4_BASE_ADDR + (i+1)*64 - 1));
157         for(int j = 0;j < 16;j++){
158             printf("%d_", readReg8((RAM4_BASE_ADDR + i*64), j ));
159         }
160         printf("\n");
161     }
162     printf("-----\n");
163     LOG("Step1 Done.\n");
164
165
166     //Step2. Writing 1KB data to RAM3 & RAM4.
167     LOG("Step2. Writing 1KB data to RAM3 & RAM4.\n");
168     LOG("Step2_1. Writing 1KB data for the repetition of 0123456789ABCDEF to RAM3.\n");
169     Uns8 CharData = '0';
170     for(int i = 0; i < 1024;i++){
171         writeReg8(RAM3_MOVE_BASE_ADDR, i, CharData);
172         if((CharData >= '0' && CharData < '9') || (CharData >= 'A' && CharData < 'F')){
173             CharData = CharData + 1;
174         }else if(CharData == '9'){
175             CharData = 'A';
176         }else if(CharData == 'F'){
177             CharData = '0';
178         }
179     }
180     LOG("Step2_2. Writing 1KB data for the repetition of FEDCBA9876543210 to RAM4.\n");
181     CharData = 'F';
182     for(int i = 0; i < 1024;i++){
183         writeReg8(RAM4_MOVE_BASE_ADDR, i, CharData);
184         if((CharData > '0' && CharData <= '9') || (CharData > 'A' && CharData <= 'F')){
185             CharData = CharData - 1;
186         }else if(CharData == 'A'){
187             CharData = '9';
188         }else if(CharData == '0'){
189             CharData = 'F';
190         }
191     }
192     LOG("Step2_3. Checking Data in RAM3 & RAM4.\n");
193     LOG("Step2_3_1. Checking first 64 grouped-data in RAM3.\n");
194     for(int i = 0; i < 16;i++){
195         printf("Data in RAM3: ADDR[%x] to [%x]\n", (RAM3_BASE_ADDR + i*64), (RAM3_BASE_ADDR + (i+1)*64 - 1));
196         for(int j = 0;j < 16;j++){
197             printf("%d_", readReg8((RAM3_BASE_ADDR + i*64), j ));
198         }
199         printf("\n");
200     }
201     for(int i = 16; i < 32;i++){
202         printf("Data in RAM3: ADDR[%x] to [%x]\n", (RAM3_BASE_ADDR + i*64), (RAM3_BASE_ADDR + (i+1)*64 - 1));
203         for(int j = 0;j < 16;j++){
204             printf("%c_", readReg8((RAM3_BASE_ADDR + i*64), j ));
205         }
206         printf("\n");
207     }
208     for(int i = 32; i < 64;i++){
209         printf("Data in RAM3: ADDR[%x] to [%x]\n", (RAM3_BASE_ADDR + i*64), (RAM3_BASE_ADDR + (i+1)*64 - 1));
210         for(int j = 0;j < 16;j++){
211             printf("%d_", readReg8((RAM3_BASE_ADDR + i*64), j ));
212         }
213         printf("\n");
214     }
215     printf("-----\n");
216
217
218
219
220

```


1 is to flush all cells in ram3 and ram4 using the pre-defined functions writeReg8 in the file. Note that because core dumped will occur if I set the size to 1MB, so I set to 2kB for demonstration.

2 is to print data in ram3 and ram4 using the pre-defined functions readReg8, LOG and printf in the file.

3 is to set 0 to F and F to 0 in ram3 and ram4, respectively. I used if-else statements to automatic set another group after a group of 0 to F or F to 0 is finished.

4 is the **interrupt handler (ISR)**. After the processor received the interrupt signal from DMA, it will send clear signal to DMA, which is writing the control register at 0xC in DMA here. Since the frequency of the processor is much faster than the DMA, so it will send clear signal to DMA for many times, and writing the control register at send_time = 0 could let the DMA only receive the clear signal once.

```

221 | printf("-----\n");
222 | LOG("Step2_2. Checking first 64 grouped-data in RAM4.\n");
223 | for(int i = 0; i < 16; i++){
224 |     printf("Data in RAM4: ADDR[%x] to [%x]\n", (RAM4_BASE_ADDR + i*64), (RAM4_BASE_ADDR + (i+1)*64 - 1));
225 |     for(int j = 0; j < 16; j++){
226 |         printf("%d_", readReg8((RAM4_BASE_ADDR + i*64), j));
227 |     }
228 |     printf("\n");
229 | }
230 | for(int i = 16; i < 32; i++){
231 |     printf("Data in RAM4: ADDR[%x] to [%x]\n", (RAM4_BASE_ADDR + i*64), (RAM4_BASE_ADDR + (i+1)*64 - 1));
232 |     for(int j = 0; j < 16; j++){
233 |         printf("%c_", readReg8((RAM4_BASE_ADDR + i*64), j));
234 |     }
235 |     printf("\n");
236 | }
237 | for(int i = 32; i < 64; i++){
238 |     printf("Data in RAM4: ADDR[%x] to [%x]\n", (RAM4_BASE_ADDR + i*64), (RAM4_BASE_ADDR + (i+1)*64 - 1));
239 |     for(int j = 0; j < 16; j++){
240 |         printf("%d_", readReg8((RAM4_BASE_ADDR + i*64), j));
241 |     }
242 |     printf("\n");
243 | }
244 | printf("-----\n");
245 | LOG("-----Step2 Done.-----\n");
246 |
247 |
248 | //API to launch ISR
249 | int_init(trap_entry);
250 | int_enable();
251 |
252 | LOG("Step3. Moving 1KB data from RAM3 to RAM4 and from RAM4 to RAM3 for 3 times.\n");
253 | while(count < 3){
254 |     if(readReg8(MODE_ADDR, 0) == 0){
255 |         send_time = 0;
256 |         LOG("Step3_1. CPU calls DMA for %d times to move data from RAM3 to RAM4.\n", count + 1);
257 |         writeReg32(DMA_BASE_ADDR, (uint)(0x0), (uint)(RAM3_MOVE_BASE_ADDR));
258 |         writeReg32(DMA_BASE_ADDR, (uint)(0x4), (uint)(RAM4_BASE_ADDR));
259 |         writeReg32(DMA_BASE_ADDR, (uint)(0x8), (uint)(256));
260 |         writeReg32(DMA_BASE_ADDR, (uint)(0xC), (uint)(1));
261 |         LOG("CPU finished calling DMA for %d times to move data from RAM3 to RAM4.\n", count + 1);
262 |         LOG("CPU waiting for interrupt signal from the DMA.\n", count + 1);
263 |         wfi();
264 |         LOG("Step3_2. Checking first 64 grouped-data in RAM4.\n");
265 |
266 |         for(int i = 0; i < 32; i++){
267 |             printf("Data in RAM4: ADDR[%x] to [%x]\n", (RAM4_BASE_ADDR + i*64), (RAM4_BASE_ADDR + (i+1)*64 - 1));
268 |             for(int j = 0; j < 16; j++){
269 |                 printf("%c_", readReg8((RAM4_BASE_ADDR + i*64), j));
270 |             }
271 |             printf("\n");
272 |         }
273 |         for(int i = 32; i < 64; i++){
274 |             printf("Data in RAM4: ADDR[%x] to [%x]\n", (RAM4_BASE_ADDR + i*64), (RAM4_BASE_ADDR + (i+1)*64 - 1));
275 |             for(int j = 0; j < 16; j++){
276 |                 printf("%d_", readReg8((RAM4_BASE_ADDR + i*64), j));
277 |             }
278 |             printf("\n");
279 |         }
280 |         printf("-----\n");
281 |
282 |         LOG("Step3_3. Changing Mode to another (RAM4 => RAM3).\n");
283 |         writeReg8(MODE_ADDR, 0, 1);
284 |         LOG("CPU finished changing mode. Now the mode is %x.\n", readReg8(MODE_ADDR, 0));

```

```

285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
}

else if(readReg8(MODE_ADDR, 0) == 1){
    send_time = 0;
    LOG("Step3_1. CPU calls DMA for %d times to move data from RAM4 to RAM3.\n", count + 1);
    writeReg32(DMA_BASE_ADDR, (uint)(0x0), (uint)(RAM4_MOVE_BASE_ADDR));
    writeReg32(DMA_BASE_ADDR, (uint)(0x4), (uint)(RAM3_BASE_ADDR));
    writeReg32(DMA_BASE_ADDR, (uint)(0x8), (uint)(256)); //
    writeReg32(DMA_BASE_ADDR, (uint)(0xC), (uint)(1));
    LOG("CPU finished calling DMA for %d times to move data from RAM4 to RAM3.\n", count + 1);
    LOG("CPU waiting for interrupt signal from the DMA.\n", count + 1);
    wfi();
    LOG("Step3_2. Checking first 64 grouped-data in RAM3.\n");

    for(int i = 0; i < 32; i++){
        printf("Data in RAM3: ADDR[%x] to [%x]\n", (RAM3_BASE_ADDR + i*64), (RAM3_BASE_ADDR + (i+1)*64 - 1));
        for(int j = 0; j < 16; j++){
            printf("%c_", readReg8((RAM3_BASE_ADDR + i*64), j));
        }
        printf("\n");
    }
    for(int i = 32; i < 64; i++){
        printf("Data in RAM3: ADDR[%x] to [%x]\n", (RAM3_BASE_ADDR + i*64), (RAM3_BASE_ADDR + (i+1)*64 - 1));
        for(int j = 0; j < 16; j++){
            printf("%d_", readReg8((RAM3_BASE_ADDR + i*64), j));
        }
        printf("\n");
    }
    printf("-----\n");
    LOG("Step3_3 Changing Mode to another (RAM3 => RAM4) \n");
    writeReg8(MODE_ADDR, 0, 0);
    LOG("CPU finished changing mode. Now the mode is %x. \n", readReg8(MODE_ADDR, 0));
    count++;
}
else{
    LOG("Error: The value in MODE_ADDR must be wrong.\n");
}

}

LOG("DMA finished moving data from RAM3 to RAM4 and from RAM4 to RAM3.\n");
LOG("Overall data moved for %d times.\n", count);
LOG("Overall interrupt signal is pulled up for %d times.\n", global_count);
LOG("-----Step3 Done.-----\n");
LOG("-----End of DMA Program.-----\n");

return 1;
}

```

In 5 and 6, there are two modes for moving data. When the value in MODE_ADDR is 0, the DMA moves data from ram3 to ram4 and from ram4 to ram3 otherwise. Also, I use the pre-defined function writeReg32 to change the source address, target address, size of the data, and start_clear in the control registers of the DMA. And I also reset send_time to 0 in the beginning of the moving to indicate that this is a new move (send_time is used in the Interrupt Handler, or so called ISR). Note that since the data length set in TLM 2.0 in dma.cpp is 4, so the size here is 256, not 1024(1kB).

7 and 8 shows the change in mode using the pre-defined function writeReg8.

2.4 Examples of the display

Since the result is very long, I will only screenshot some of them. The whole result is recorded in the file result.txt.

(1) Initialization of ram3 & ram4

11

```
551 -----
552 [DMA Program]: -----Step2 Done.-----
553 [DMA Program]: Step3. Moving 1KB data from RAM3 to RAM4 and from RAM4 to RAM3 for 3 times.
554 [DMA Program]: Step3_1. CPU calls DMA for 1 times to move data from RAM3 to RAM4.
555 [DMA Program]: CPU finished calling DMA for 1 times to move data from RAM3 to RAM4.
556 [DMA Program]: CPU waiting for interrupt signal from the DMA.
557 [DMA Program]: Interrupt received.
558 [DMA Program]: CPU send Clear signal (START_CLEAR = 0).
559 [DMA Program]: Step3 2. Checking first 64 grouped-data in RAM4.
```

1138	Data in RAM4: ADDR[503003c0] to [503003ff]	1157	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
1139	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F	1158	Data in RAM4: ADDR[50300640] to [5030067f]
1140	Data in RAM4: ADDR[50300400] to [5030043f]	1159	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
1141	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0	1160	Data in RAM4: ADDR[50300680] to [503006bf]
1142	Data in RAM4: ADDR[50300440] to [5030047f]	1161	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
1143	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0	1162	Data in RAM4: ADDR[503006c0] to [503006ff]
1144	Data in RAM4: ADDR[50300480] to [503004bf]	1163	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
1145	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0	1164	Data in RAM4: ADDR[50300700] to [5030073f]
1146	Data in RAM4: ADDR[503004c0] to [503004ff]	1165	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
1147	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0	1166	Data in RAM4: ADDR[50300740] to [5030077f]
1148	Data in RAM4: ADDR[50300500] to [5030053f]	1167	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
1149	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0	1168	Data in RAM4: ADDR[50300780] to [503007bf]
1150	Data in RAM4: ADDR[50300540] to [5030057f]	1169	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
1151	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0	1170	Data in RAM4: ADDR[503007c0] to [503007ff]
1152	Data in RAM4: ADDR[50300580] to [503005bf]	1171	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
1153	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0	1172	Data in RAM4: ADDR[50300800] to [5030083f]
1154	Data in RAM4: ADDR[503005c0] to [503005ff]	1173	0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
1155	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0	1174	Data in RAM4: ADDR[50300840] to [5030087f]
1156	Data in RAM4: ADDR[50300600] to [5030063f]	1175	0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0

1275	Data in RAM3: ADDR[502003c0] to [502003ff]	1293	Data in RAM3: ADDR[50200600] to [5020063f]
1276	F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0	1294	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F
1277	Data in RAM3: ADDR[50200400] to [5020043f]	1295	Data in RAM3: ADDR[50200640] to [5020067f]
1278	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F	1296	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F
1279	Data in RAM3: ADDR[50200440] to [5020047f]	1297	Data in RAM3: ADDR[50200680] to [502006bf]
1280	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F	1298	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F
1281	Data in RAM3: ADDR[50200480] to [502004bf]	1299	Data in RAM3: ADDR[502006c0] to [502006ff]
1282	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F	1300	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F
1283	Data in RAM3: ADDR[502004c0] to [502004ff]	1301	Data in RAM3: ADDR[50200700] to [5020073f]
1284	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F	1302	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F
1285	Data in RAM3: ADDR[50200500] to [5020053f]	1303	Data in RAM3: ADDR[50200740] to [5020077f]
1286	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F	1304	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F
1287	Data in RAM3: ADDR[50200540] to [5020057f]	1305	Data in RAM3: ADDR[50200780] to [502007bf]
1288	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F	1306	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F
1289	Data in RAM3: ADDR[50200580] to [502005bf]	1307	Data in RAM3: ADDR[502007c0] to [502007ff]
1290	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F	1308	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F
1291	Data in RAM3: ADDR[502005c0] to [502005ff]	1309	Data in RAM3: ADDR[50200800] to [5020083f]
1292	0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F	1310	1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0

```
1374 [DMA Program]: Step3_3. Changing Mode to another (RAM3 => RAM4).
1375 [DMA Program]: CPU finished changing mode. Now the mode is 0.
1376 [DMA Program]: DMA finished moving data from RAM3 to RAM4 and from RAM4 to RAM3.
1377 [DMA Program]: Overall data moved for 3 times.
1378 [DMA Program]: Overall interrupt signal is pulled up for 6 times.
1379 [DMA Program]: -----Step3 Done.-----
1380 [DMA Program]: -----End of DMA Program.-----
1381
1382 Info: /OSCI/SystemC: Simulation stopped by user.
1383
1384 OVPsim finished: Thu Jul 1 14:21:17 2021
```