Advanced Topics in Electronic System Level Design

Term Project Report

N26094859 蔡宗穎

Abstract: This term project aims to integrate our DMA module with other components in the TLM 2.0 platform and run applications by using OVP simulator. I will illustrate some examples I thought helpful for Part2 in Part1, and then explain how I implemented the above mentioned platform.

Part 1. Useful Examples

In this part, I will pick 5 examples and illustrate how they can be helpful in Part2.

1.1 usingSystemC

- (1) Folder Path: \$IMPERAS_HOME/Examples/HelloWorld/usingSystemC
- **(2) Why choose this example:** To learn how a bare metal program looks like and how to change the component to different variants.
- **(3)** How it helps in doing Part2: This example is the platform program base I used to implement this term project. I only need to change the number of the components and define the connection of the processor (riscv_RV32G), ram, and DMA to bus (tlmDecoder).


1.2 SystemC TLM

- (1) Folder Path: \$IMPERAS_HOME/Examples/PlatformConstruction/SystemC_TLM
- **(2) Why choose this example:** To learn how a module (UART in this example) is connected to the platform. I also learned how to change tlm_platform.tcl (the hardware definition) while running this example.
- **(3)** How it helps in doing Part2: Although the method of connecting the module in this example is different from that in my implementation, it is also a good example to learn how a module is connected to the platform, and how to write application.c by using the provided API like readReg8, readReg32, writeReg8, and writeReg32.
- 1.3 creating DMAC/1.registers, 3. memory Access, 4. Interrupts, 5. native Behaviors
- (1) Folder Path: \$IMPERAS HOME/Examples/Models/Peripherals/creatingDMAC
- **(2) Why choose this example:** To learn what a real DMA looks like, how it can be used, specifically how to write the ISR (Interrupt Handler).
- **(3) How it helps in doing Part2:** The 2 files, dmacRegister.h and riscvInterrupts.h, which the former can be used by changing some definition to let the CPU knows the

base address of every component, and the later can be used directly for interrupt signal. And the dmaTest.cpp is used as the template to write my application, and helps me a lot to learn how to write the ISR.


1.4 using ISS

- (1) Folder Path: \$IMPERAS_HOME/Examples/ HelloWorld/usingISS
- **(2) Why choose this example:** To learn how to specify a processor in the program using Instruction Set Simulator
- (3) How it helps in doing Part2: Although it is not directly related to this project, it is a good start for me to learn how to use the Instruction Set Simulator.



1.5 using ISS

- (1) Folder Path: \$IMPERAS HOME/Examples/ HelloWorld/usingISS
- **(2) Why choose this example:** To learn how multicore processors and shared memory are used in OVP.
- (3) How it helps in doing Part2: Although it is not directly related to this project, it is a good start for me to learn how the multicore processors and shared memory are used in TLM 2.0 platform, which we should implement in the original project.



Part 2. How I implemented the term project

In this project, I used the folder "SystemC_TLM" as the base folder to implement my project, and I also used some files in the folder "creatingDMAC", i.e. dmacRegister.h and riscvInterrupts.h. In the following sections, I will explain part of the codes needed to implement in this project.

2.1 Folder and files



- 1. **example.sh** is the share script to run the overall DMA program.
- 2. **dmaRegisters.h** defines the addresses needed for the riscv processor to find and send control signals to DMA, and the source/target addresses for DMA to move data.
- 3. **riscvInterrupts.h** defines the information the riscv processor need to perform interrupt actions.
- 4. **dmaTest.c** is the application file that controls and displays the overall program.
- 5. **dma.h** is the head file for DMA to define the input/output and other variables.
- 6. **dma.cpp** is definition of the process and tlm transport.
- 7. **platform.cpp** defines all components and instances in the platform, and how the platform is connected.
- 8. tlmSupport is the folder containing all definitions of the tlm-related components.

2.2 Codes of Platform

(1) dma.h & dma.cpp

Since dma.h is almost the same as the assignment 2, except that the interrupt port should be modified to meet the riscv processor way.

```
tlm::tlm_analysis_port<unsigned int> Interrupt;
tlm_utils::simple_target_socket<dma> slave_p;
tlm_utils::simple_initiator_socket<dma> master_p;
```

The following figures shows the difference in dma.cpp. I changed the receiving part for control registers in dm::dma_proc() into dma::b_transport(...) part to ensure that the data is received at the right order and right time.

```
1 #include "dma.h"
         using namespace sc_core;
using namespace sc_dt;
         using namespace std;
                                      -----slave mode-----
      void dma::b_transport(tlm::tlm_generic_payload% trans, sc_time& delay){
    tlm::tlm_command cmd_s = trans.get_command();
    sc_dt::uint64 addr_s = trans.get_address();
    unsigned char* data_s = trans.get_data_ptr();
    //unsigned int len = trans.get_data_length();
11
13
               //cout << "-----"<<endl;
14
               15
               if(cmd_s == tlm::TLM_WRITE_COMMAND){
                     //addressed write operations
                     22
23
                     slave_r_w = 1;
25
26
                     //cout << "addr = 0x" << tmp_addr_mask << endl;</pre>
                          //cout << "data = " << tmp_addr_mask << end1;
//cout << "data = " << hex << tmp_data << end1;
//cout << "slave_r_w = 1" << end1;
28
29
                           switch(tmp_addr_mask) {
                           case
31
32
                                {\tt SOURCE = tmp\_data - 0x500000000;}
                                //dma_state = slave_st;
//cout << "SOURCE = " << hex << SOURCE << endl;
//cout << "DMA_slave_st: 0x0" << endl;
33
34
35
                          break;
36
                               TARGET = tmp_data - 0x50000000;

//dma_state = slave_st;

//cout << "TARGET = " << hex << TARGET << endl;
37
38
39
                                //cout << "DMA_slave_st: 0x4" << endl;
40
41
                          break;
42
43
                               SIZE = tmp data;
                                //dma_state = slave_st;
//cout << "SIZE = " << hex << SIZE << endl;
//cout << "DMA_slave_st: 0x8" << endl;
44
45
46
47
48
49
                               START_CLEAR = tmp_data;

//cout << "start_clear = " << START_CLEAR << endl;

//if(tmp_data == 1 && SIZE.read() > 0) {
51
                                     54
55
                                      //master_port.addr = Control_Reg[0x0];
57
                                //}else{
58
                                     //dma_state = slave_st;
//slave_r_w = 0;
//cout << "DMA_slave_st: 0xc_2" << endl;
59
60
                                //}
62
                           break:
                          default:
                               //dma_state = slave_st;
65
                                //cout << "DMA_slave_st: default" << endl;</pre>
 66
                          break;
                }else{
 69
70
71
72
73
74
75
76
77
78
                     //addressed read operations
                     slave_r_w = 0;
//cout << "slave_r_w = 0" << endl;</pre>
               wait(delay); //use the external delay
trans.set_response_status(tlm::TLM_OK_RESPONSE);
```

```
81
                               ----state proc----*/
 82
 83
      □ void dma::dma proc() {
 84
             //reset behavior
 85
             SOURCE = 0;
 86
             TARGET = 0;
 87
             SIZE = 0;
 88
             START_CLEAR = 0;
 89
             Interrupt.write(0);
 90
             slave_r_w = 0;
             data_reg = 0;
 91
 92
 93
      白
             while(1){
 94
                 wait();
 95
                 tlm::tlm_generic_payload* trans_m = new tlm::tlm_generic_payload;
 96
                 tlm::tlm_command cmd_m;
 97
                 sc_time delay = sc_time(10,SC_NS);
 98
                 sc_uint<32> addr_s, addr_t;
 99
                 uint32_t data_get;
                 uint32_t data_out;
                 switch(dma state) {
103
                      case slave_st: //State 0:Read from slave port
104
                          if((slave_r_w == 1) && (START_CLEAR == 0)){
105
106
                               //cout << "tmp_addr_mask: " << tmp_addr_mask << endl;
107
                               dma_state = slave_st;
//cout << "0-1" << endl;</pre>
                          else if (START_CLEAR == 1) {//cout
110
                               dma_state = dataR_st;
//cout << "0-2" << endl;</pre>
111
112
113
114
                      case dataR_st: //State 1:Get source addr. from SOURCE register
116
                           //slave_port.r_w.write(0);
117
                          if((START_CLEAR == 1)&& (SIZE > 0)) {
                               //Data_Reg = master_port.data_in.read();
//addr_s = SOURCE.read();
118
119
                               //addr_t = TARGET.read();
122
                               //addr_s = SOURCE.read();
cmd_m = tlm::TLM_READ_COMMAND;
123
124
                               trans_m->set_command(cmd_m);
126
                               trans_m->set_address(SOURCE);
                               trans_m->set_data_ptr(reinterpret_cast<unsigned char*>(&data_get));
                               trans_m->set_data_length(4);
128
```

(2) platform.cpp

```
#include "tlm/tlmModule.hpp"
        #include tim/timrodule.npp
#include "tlm/tlmDecoder.hpp
#include "tlm/tlmMemory.hpp"
        #include "dma.h"
        // Processor configuration
24
25
26
27
28
29
30
31
        #include "riscv.ovpworld.org/processor/riscv/1.0/tlm/riscv_RV32G.igen.hpp"
        using namespace sc_core;
        □ class BareMetal : public sc module {
34
35
36
37
38
40
41
42
43
44
45
46
47
48
49
50
             BareMetal (sc_module_name name);
             sc_in <bool>
sc_in <bool>
                                       clk;
                                       rst;
             tlmModule
                                       Platform:
             tlmDecoder
                                       bus1; //local bus
bus2; //global bus
             tlmDecoder
                                       raml_ins;
raml_data;
             t.1mPam
             tlmRam
                                       ram3;
             tlmRam
                                       ram4;
             dma*
                                       dma1;
             riscv_RV32G
                                       cpul;
          private:
51
52
53
54
55
             params paramsForcpul() {
                 params p;
p.set("defaultsemihost", true);
56
57
58
                  return p;
                                                                                                                pointers.
      | }; /* BareMetal */
```

This file is revised from the example.

In this part, it declares the components in the class "BareMetal." The platform, bus, and ram are declared using classes in tlmSupport. The dma module we declared must using

```
BareMetal::BareMetal (sc module name name
                       Platform ("")
                       Platform ("")
bus1 (Platform, "bus1", 2, 3) //local bus for cpul and raml (# initiators, # targets)
bus2 (Platform, "bus2", 2, 3) //global bus for cpu, dma, and ram3 & ram4 (# initiators, # targets)
ram1_ins (Platform, "ram1_ins", 0x0007ffff) //ram1_addr: 0x00000~0xfffff
ram1_data (Platform, "ram1_data", 0x0008ffff)
ram3 (Platform, "ram3", 0x000fffff) //ram3_addr: 0x200000~0x2fffff
ram4 (Platform, "ram4", 0x000fffff) //ram4_addr: 0x300000~0x3fffff
cpul (Platform, "cpul", paramsForcpul())
busl.connect(cpul.INSTRUCTION);
                     //target connections
                    busl.connect(raml_ins.spl, 0x00000000, 0x0007ffff);
busl.connect(raml_data.spl, 0xfff80000, 0xffffffff);
busl.connect(bus2,0x50000000,0x5ffffffff); //Assumed by myself
                                  --global bus connection-----
                    dmal = new dma("DMA1");
                    dmal->clk(clk);
                    dmal->reset(rst);
                    dmal->Interrupt(cpul.MExternalInterrupt); //dma's interrupt connect to processor's interrupt
dmal->master_p(*bus2.nextTargetSocket()); //dma's master port <-> bus's slave
                    bus2.nextInitiatorSocket(0x00100000,0x0010001f)->bind(dmal->slave_p); //dma's slave port <-> bus's master
                    bus2.connect(ram3.spl, 0x00200000, 0x002fffff);
bus2.connect(ram4.spl, 0x00300000, 0x003fffff);
                                                              ----//
                         define period, delay, and clock & reset
                    .. ______ period, weray, and clock & reset
sc_time period(10, SC_NS), delay(0, SC_NS);
sc_clock clk("clk", period, 0.50, delay, false);
sc_signal<br/>bool> rst;
                        start the CouManager session
                    // create a standard command parser and parse the command line parser p(argc, (const char**) argv);
                         create an instance of the platform
                     BareMetal top ("top");
                    top.clk(clk);
                     top.rst(rst);
                    // start SystemC
                     return 0;
```

This part is illustrated in 4 sections.

1 shows the declaration of # of initiators and # of targets for the bus, and the size in the memory (ram1_ins, ram1_data, ram3, and ram4). Note that the ram connected to the processor must be separated into 2 parts, i.e. instruction memory (ram1_ins) and data memory (ram1_data), in order to cover the last address 0xffffffff.

2 shows the connection between all components. The approach for connecting the bus and pre-defined components is using "bus.connect(target, address_low, address_high)". The approach for connecting the bus and our own module is slightly different, it used the pre-defined function (nextInitiatorSocket, nextTargetSocket) declared in tlmDecoder.hpp. Also, the interrupt signal is loaded by connecting the Interrupt port in DMA and MExternalInterrupt port in the processor riscy RV32G.

3 shows the declaration of period, delay in sc_time class, clk in sc_clock class, and rst in sc_signal class.

4 shows the creation of the instance of the platform, and the corresponding port with clk and rst.

2.3 Codes of Application

(1) dmaRegisters.h & riscvInterrupts.h

In dmaRegisters.h, it defines the addressed used for riscv_RV32G processor, and some of them are used in the dmaTest.c (application file). This file is revised from the example file.

```
#define DMAC_REGISTERS_H
     #define bus2
                              0x50000000
     29
30
     #define RAM4_BASE_ADDR
                              0x50300000
     #define RAM3_MOVE_BASE_ADDR
#define RAM4_MOVE_BASE_ADDR
#define MODE_ADDR
                              0x50200400
31
32
33
34
35
                              0x50200800 //Switch for moving mod. If 0: RAM3 => RAM4, else : RAM4 => RAM3.
     #define DMA BASE ADDR
                              0x50100000
36
37
     #define DMA_SOURCE
                              0x50100000
    #define DMA_TARGET
#define DMA_SIZE
#define DMA_START_CLEAR
                               0x50100008
```

Since riscvInterrupts.h is not revised or changed, so I will skip it here. It provides some methods for interrupt signal to the processor.

(2) dmaTest.c

```
#include <stdio.h>
27
28
       #include <stdlib.h>
       #include "dmacRegisters.h"
       typedef unsigned int Uns32;
32
33
       typedef unsigned char Uns8;
34
35
       #include "riscvInterrupts.h"
       #define LOG(_FMT, ...) printf( "[DMA Program]: " _FMT, ## __VA_ARGS__)
37
38
       int send_time = 0;
       int count = 0;
39
       int global_count = 0;
40
41
     void int init(void (*handler)()) {
42
43
           // Set MTVEC register to point to handler function in direct mode
44
           int handler_int = (int) handler & ~0x1;
45
           write_csr(mtvec, handler_int);
47
48
           // Enable Machine mode external interrupts
           set csr(mie, MIE MEIE);
     proid int_enable() {
52
53
          set_csr(mstatus, MSTATUS_MIE);
54
55
       static inline void writeReg32(Uns32 address, Uns32 offset, Uns32 value)
56
57
58
           *(volatile Uns32*) (address + offset) = value;
59
       static inline Uns32 readReg32(Uns32 address, Uns32 offset)
60
62
63
           return *(volatile Uns32*) (address + offset);
64
65
       static inline void writeReg8(Uns32 address, Uns32 offset, Uns8 value)
67
68
           *(volatile Uns8*) (address + offset) = value;
       static inline Uns8 readReg8(Uns32 address, Uns32 offset)
           return *(volatile Uns8*) (address + offset);
80 volatile static Uns32 interruptCount = 0;
```

```
void interruptHandler(void)
         日 {
122
123
                  if(send_time == 0){
                         LOG("Interrupt received.\n");
124
                         writeReg32(DMA_BASE_ADDR, (uint)(0xC), (uint)(0));
                         LOG("CPU send Clear signal (START CLEAR = 0).\n");
                         global count++;
128
129
130
131
             int main(int argc, char **argv)
134
         □ (
135
                    /Stepl. Initialization of RAM3 & RAM4.
                   LOG("Stepl. Initialization of RAM3 & RAM4.\n");
LOG("Stepl 1 l. Initialization of RAM3.\n");
137
138
                   for(int i = 0; i < 2048; i++) {
                         writeReg8(RAM3_BASE_ADDR, i, (Uns8)0);
140
                  .  \label{log:log_log_log_log} \begin{subarray}{ll} LOG("Stepl_1_2. Initialization of RAM4.\n"); \\ for(int i = 0; i < 2048;i++) \{ \end{subarray} 
                                                                                                                                                                                  1
141
142
143
144
                         \label{eq:writeReg8} \verb| (RAM4_BASE_ADDR, i, (Uns8) | 0 | ; \\
145
                    OG("Stepl_2_1. Checking first 64 grouped-data in RAM3.\n");
                    for (int i = 0; i < 64; i++) {
                       printf("Data in RAM3: ADDR[%x] to [%x]\n",(RAM3_BASE_ADDR + i*64), (RAM3_BASE_ADDR + (i+1)*64 - 1))
                        for(int j = 0; j < 16; j++) {
  printf("%d_",readReg8((RAM3_BASE_ADDR + i*64), j ));</pre>
148
149
151
                       printf("\n");
152
                  printf("-----
156
                   LOG("Step1_2_1. Checking first 64 grouped-data in RAM4.\n");
                    for(int i = 0; i< 64;i++) {
    printf("Data in RAM4: ADDR[%x] to [%x]\n", (RAM4_BASE_ADDR + i*64), (RAM4_BASE_ADDR + (i+1)*64 - 1))</pre>
158
                        for(int j = 0;j < 16;j++){
  printf("%d_",readReg8((RAM4_BASE_ADDR + i*64), j ));</pre>
159
161
                       printf("\n");
163
                    rintf("-
166
168
                 //Step2. Writing 1KB data to RAM3 & RAM4.
                UDG("Step2. Writing IKB data to RAM3 & RAM4.\n");
LOG("Step2_1. Writing IKB data for the repeatition of 0123456789ABCDEF to RAM3.\n");
Uns8 CharData = '0':
172
173
174
175
176
177
178
179
                      writeReg8(RAM3_MOVE_BASE_ADDR, i, CharData);
                      charbata - Charbata = '9'){
    CharData = '9'){
        CharData = 'A';
}else if(CharData == 'F'){
        CharData = '0';
182
183
184
185
186
187
188
                , LOG("Step2_2. Writing 1KB data for the repeatition of FEDCBA9876543210 to RAM4.\n"); CharData = 'F'; for(int i = 0; i < 1024;i++){
                      writeReg8(RAM4_MOVE_BASE_ADDR, i, CharData);
                      }else if(CharData == 'A'){
   CharData = '9';
}else if(CharData == '0'){
   CharData = 'F';
190
191
192
193
194
195
196
197
                JoG("Step2_3. Checking Data in RAM3 & RAM4.\n");
LOG("Step2_3_1. Checking first 64 grouped-data in RAM3.\n");
for(int i = 0; i< 16;i++){</pre>
199
200
201
                    printf("Data in RAM3: ADDR[%x] to [%x]\n", (RAM3_BASE_ADDR + i*64), (RAM3_BASE_ADDR + (i+1)*64 - 1)); for(int j = 0;j < 16;j++){
    printf("%d_",readReg8((RAM3_BASE_ADDR + i*64), j));
                    printf("\n");
                 for(int i = 16; i< 32;i++){
    printf("Data in RAM3: ADDR[%x] to [%x]\n", (RAM3_BASE_ADDR + i*64), (RAM3_BASE_ADDR + (i+1)*64 - 1));
    for(int j = 0;j < 16;j++){
        printf("%c_",readReg8((RAM3_BASE_ADDR + i*64), j ));
    }
}</pre>
                    printf("\n");
                }
for(int i = 32; i < 64; i + +) {
    printf("Data in RAM3: ADDR[%x] to [%x]\n", (RAM3_BASE_ADDR + i * 64), (RAM3_BASE_ADDR + (i + 1) * 64 - 1));
    for(int j = 0; j < 16; j + +) {
        printf("%d_", readReg6((RAM3_BASE_ADDR + i * 64), j));
}
212
213
214
215
216
217
218
219
                    printf("\n");
```

1 is to flush all cells in ram3 and ram4 using the pre-defined functions writeReg8 in the file. Note that because core dumped will occur if I set the size to 1MB, so I set to 2kB for demonstration.

2 is to print data in ram3 and ram4 using the pre-defined functions readReg8, LOG and printf in the file.

3 is to set 0 to F and F to 0 in ram3 and ram4, respectively. I used if-else statements to automatic set another group after a group of 0 to F or F to 0 is finished.

4 is the interrupt handler (ISR). After the processor received the interrupt signal from DMA, it will send clear signal to DMA, which is writing the control register at 0xC in DMA here. Since the frequency of the processor is much faster than the DMA, so it will send clear signal to DMA for many times, and writing the control register at send_time = 0 could let the DMA only receive the clear signal once.

```
printf("\n");
         þ
                    for(int i = 16; i< 32;i++){
                        printf("Data in RAM4: ADDR[%x] to [%x]\n", (RAM4_BASE_ADDR + i*64), (RAM4_BASE_ADDR + (i+1)*64 - 1));
for(int j = 0;j < 16;j++){
    printf("%c_",readReg8((RAM4_BASE_ADDR + i*64), j ));</pre>
         中
                       printf("\n");
                   for(int i = 32; i< 64;i++){
    printf("Data in RAM4: ADDR[%x] to [%x]\n",(RAM4_BASE_ADDR + i*64), (RAM4_BASE_ADDR + (i+1)*64 - 1));
    for(int j = 0;j < 16;j++){
        printf("%d_",readReg%((RAM4_BASE_ADDR + i*64), j));
    }
}</pre>
         卓
         þ
                        printf("\n");
242
243
244
                    printf("-
245
246
                                 -----Step2 Done.----\n");
247
248
249
                    //API to launch ISR
                    int init(trap entry);
250
251
252
                   LOG("Step3. Moving 1KB data from RAM3 to RAM4 and from RAM4 to RAM3 for 3 times.\n");
252
253
254
255
256
257
                          if(readReg8(MODE ADDR, 0) == 0 ){
                                      send_time = 0;
LOG("Step3_1.
                                     send_time = 0;
LOG("Step3_1. CPU calls DMA for %d times to move data from RAM3 to RAM4.\n", count + 1);
writeReg32(DMA_BASE_ADDR, (uint)(0x0), (uint)(RAM3_MOVE_BASE_ADDR));
writeReg32(DMA_BASE_ADDR, (uint)(0x4), (uint)(RAM4_BASE_ADDR));
writeReg32(DMA_BASE_ADDR, (uint)(0x0), (uint)(256));
writeReg32(DMA_BASE_ADDR, (uint)(0x0), (uint)(1));
LOG("CDU finished calling DMA for %d times to move data from RAM3 to RAM4.\n", count + 1]
258
259
260
261
262
263
                                      LOG("CPU finished calling DMA for %d times to move data from RAM3 to RAM4.\n", count + 1); LOG("CPU waiting for interrupt signal from the DMA.\n", count + 1);
264
265
266
267
268
                               for(int i = 0; i < 32; i++) {
                                     printf("Data in RAM4: ADDR(%x] to [%x]\n",(RAM4_BASE_ADDR + i*64), (RAM4_BASE_ADDR + (i+1)*64 - 1));
for(int j = 0; j < 16; j++){
                                       printf("%c_",readReg8((RAM4_BASE_ADDR + i*64), j ));
                                     printf("\n");
                               }
for(int i = 32; i < 64;i++) {
    printf("Data in RAM4: ADDR[%x] to [%x]\n", (RAM4_BASE_ADDR + i*64), (RAM4_BASE_ADDR + (i+1)*64 - 1));
    for(int j = 0;j < 16;j++) {
        printf("%d_",readReg8((RAM4_BASE_ADDR + i*64), j ));
    }
}</pre>
                                     printf("\n");
                               writeReg8(MODE_ADDR, 0, 1);
```

In 5 and 6, there are two modes for moving data. When the value in MODE_ADDR is 0, the DMA moves data from ram3 to ram4 and from ram4 to ram3 otherwise. Also, I use the pre-defined function writeReg32 to change the source address, target address, size of the data, and start_clear in the control registers of the DMA. And I also reset send_time to 0 in the beginning of the moving to indicate that this is a new move (send_time is used in the Interrupt Handler, or so called ISR). Note that since the data length set in TLM 2.0 in dma.cpp is 4, so the size here is 256, not 1024(1kB).

7 and 8 shows the change in mode using the pre-defined function writeReg8.

2.4 Examples of the display

Since the result is very long, I will only screenshot some of them. The whole result is recorded in the file result.txt.

(1) Initialization of ram3 & ram4

```
Data in RAM3: ADDR[502003c0] to [502003ff]
     0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
Data in RAM3: ADDR[50200400] to [5020043f] 79
                                                             0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
60
     0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
61
                                                              Data in RAM3: ADDR[50200680] to [502006bf]
                                                        80
     Data in RAM3: ADDR[50200440] to [5020047f]
                                                        81
                                                              0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
     0_0_0_0_0_0_0_0_0_0_0_0_0_0
Data in RAM3: ADDR[50200480] to [502004bf]
                                                              Data in RAM3: ADDR[502006c0] to [502006ff]
                                                        82
                                                              0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                                                        83
     0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                                                              Data in RAM3: ADDR[50200700] to [5020073f]
     Data in RAM3: ADDR[502004c0] to [502004ff]
                                                             0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
Data in RAM3: ADDR[50200740] to [5020077f]
                                                        8.5
     0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
                                                       86
     Data in RAM3: ADDR[50200500] to [5020053f]
69
     0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                                                              0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
     Data in RAM3: ADDR[50200540] to [5020057f]
                                                       88
                                                              Data in RAM3: ADDR[50200780] to [502007bf]
     0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
Data in RAM3: ADDR[50200580] to [502005bf]
                                                              0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
                                                       90
                                                              Data in RAM3: ADDR[502007c0] to [502007ff]
     0_0_0_0_0_0_0_0_0_0_0_0_0_0
Data in RAM3: ADDR[502005c0] to [502005ff]
                                                              0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
                                                        91
                                                        92
                                                              Data in RAM3: ADDR[50200800] to [5020083f]
     0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
                                                        93
                                                              0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
     Data in RAM3: ADDR[50200600] to [5020063f]
                                                        94
                                                              Data in RAM3: ADDR[50200840] to [5020087f]
     0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
     Data in RAM3: ADDR[50200640] to [5020067f] 95
                                                             0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
78
                                                               Data in RAM4: ADDR[50300600] to [5030063f]
                                                               0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
188 Data in RAM4: ADDR[503003c0] to [503003ff]
                                                               Data in RAM4: ADDR[50300640] to [5030067f]
      0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                                                              0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
Data in RAM4: ADDR[50300680] to [503006bf]
                                                        209
      Data in RAM4: ADDR[50300400] to [5030043f]
190
                                                        210
191
      0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
                                                               0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
      Data in RAM4: ADDR[503004401 to [5030047f]
192
                                                               Data in RAM4: ADDR[503006c0] to [503006ff]
                                                       212
      0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
Data in RAM4: ADDR[50300480] to [503004bf]
                                                               0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
                                                        214
                                                               Data in RAM4: ADDR[50300700] to [5030073f]
                                                              0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
Data in RAM4: ADDR[50300740] to [5030077f]
      0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
196
      Data in RAM4: ADDR[503004c0] to [503004ff]
      0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
Data in RAM4: ADDR[50300500] to [5030053f]
197
                                                               0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
198
                                                       218
                                                               Data in RAM4: ADDR[50300780] to [503007bf]
      0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                                                              0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
Data in RAM4: ADDR[503007c0] to [503007ff]
                                                        219
      Data in RAM4: ADDR[50300540] to [5030057f]
      0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
                                                               0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
      Data in RAM4: ADDR[50300580] to [503005bf]
                                                               Data in RAM4: ADDR[50300800] to [5030083f]
      0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
Data in RAM4: ADDR[503005c0] to [503005ff]
203
                                                              0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
Data in RAM4: ADDR[50300840] to [5030087f]
                                                        223
      0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                                                        225 0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
```

(2) Set 0 - F and F - 0 in ram3 & ram4, respectively.

```
341
                                                                   Data in RAM3: ADDR[502006001 to [5020063f]
                                                                   0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[50200640] to [5020067f]
                                                            342
323 Data in RAM3: ADDR[502003c0] to [502003ff]
                                                            343
       0_0_0_0_0_0_0_0_0 0_0_0_0_0_0_0
Data in RAM3: ADDR[50200400] to [5020043f]
                                                                   0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
324
                                                                   Data in RAM3: ADDR[50200680] to [502006bf]
                                                            345
       0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
                                                            346
                                                                   0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
       Data in RAM3: ADDR[50200440] to [5020047f]
                                                            347
                                                                   Data in RAM3: ADDR[502006c0] to [502006ff]
                                                                   0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[50200700] to [5020073f]
       0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[50200480] to [502004bf]
                                                            348
328
       0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[502004c0] to [502004ff]
                                                                   0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
                                                            351
                                                                   Data in RAM3: ADDR[50200740] to [5020077f]
       0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
                                                            352
                                                                   0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[50200780] to [502007bf]
       Data in RAM3: ADDR[50200500] to [5020053f]
                                                            353
                                                                   0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[502007c0] to [502007ff]
                                                             354
334
       0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
       Data in RAM3: ADDR[50200540] to [5020057f]
       0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[50200580] to [502005bf]
                                                                   0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
                                                            357
                                                                   Data in RAM3: ADDR[50200800] to [5020083f]
337
       0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F 358
Data in RAM3: ADDR[502005c0] to [502005ff] 359
                                                                   0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_
Data in RAM3: ADDR[50200840] to [5020087f]
                                                            360 000000000000000
340
     0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
453
      Data in RAM4: ADDR[503003c0] to [503003ff]
                                                                   F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0_
      0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
Data in RAM4: ADDR[50300400] to [5030043f]
                                                                   Data in RAM4: ADDR[50300640] to [5030067f]
454
                                                            473
455
                                                            474
                                                                   F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
                                                                   Data in RAM4: ADDR[50300680] to [503006bf]
      F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0_
       Data in RAM4: ADDR[50300440] to [5030047f]
                                                                   F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0_
                                                            476
458
      F_E_D_C_B_A_9_8_7_6_5_4_3_2_1
                                                            477
                                                                   Data in RAM4: ADDR[503006c0] to [503006ff]
      Data in RAM4: ADDR[50300480] to [503004bf]
459
                                                            478
                                                                   F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0_
                                                                   Data in RAM4: ADDR[50300700] to [5030073f]
      F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0_
Data in RAM4: ADDR[503004c0] to [503004ff]
                                                            479
                                                                   F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
461
                                                            480
                                                                   Data in RAM4: ADDR[50300740] to [5030077f]
       F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0_
      Data in RAM4: ADDR[50300500] to [5030053f]
                                                            482
                                                                   F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
                                                                   Data in RAM4: ADDR[50300780] to [503007bf]
       F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0_
464
                                                            483
      Data in RAM4: ADDR[50300540] to [5030057f]
                                                                   F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
Data in RAM4: ADDR[503007c0] to [503007ff]
465
                                                            484
      F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
Data in RAM4: ADDR[50300580] to [503005bf]
466
                                                            485
                                                                   F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
                                                            486
      F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
Data in RAM4: ADDR[503005c0] to [503005ff]
                                                                   Data in RAM4: ADDR[50300800] to [5030083f]
                                                            487
469
                                                            488
                                                                   0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                                                                   Data in RAM4: ADDR[50300840] to [5030087f]
      F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0_
                                                            489
     Data in RAM4: ADDR[50300600] to [5030063f]
471
                                                            490 0_0_0_0_0_0_0_0_0_0_0_0_0_0
```

(3) Demonstration of moving data, starting and exiting of ISR. (First move here.)

```
551
552 [DMA Program]: -----Step2 Done.----
553 [DMA Program]: Step3. Moving 1KB data from RAM3 to RAM4 and from RAM4 to RAM3 for 3 times.
554 [DMA Program]: Step3_1. CPU calls DMA for 1 times to move data from RAM3 to RAM4.
555 [DMA Program]: CPU finished calling DMA for 1 times to move data from RAM3 to RAM4.
556 [DMA Program]: CPU waiting for interrupt signal from the DMA.
557 [DMA Program]: Interrupt received.
558 [DMA Program]: CPU send Clear signal (START_CLEAR = 0).
559 [DMA Program]: Step3_2. Checking first 64 grouped-data in RAM4.
```

(4) ram3 and ram4 after moving for 3 times.

```
1138 Data in RAM4: ADDR[503003c0] to [503003ff]
                                                                   1157 FED_CBA9876543210
1158 Data in RAM4: ADDR[50300640] to [5030067f]
        0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM4: ADDR[50300400] to
                                                                            FEDCBA98765330680 to [503006bf]
Data in RAM4: ADDR[50300680] to [503006bf]
1140
                                             to [5030043f]
                                                                    1159
                                                                    1160
1161
1141
        FEDCBA9876543210
        Data in RAM4: ADDR[50300440] to [5030047f]
                                                                            F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0_
Data in RAM4: ADDR[503006c0] to [503006ff]
       F E D C B A 9 8 7 6 5 4 3 2 1 0 Data in RAM4: ADDR[50300480] to [503004bf]
1143
                                                                            F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
Data in RAM4: ADDR[50300700] to [5030073f]
1144
                                                                    1163
        F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0_
                                                                    1164
                                                                            F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0_
Data in RAM4: ADDR[50300740] to [5030077f]
1146
        Data in RAM4: ADDR[503004c0] to [503004ff]
                                                                    1165
        FEDCBA987-6543210
Data in RAM4: ADDR[50300500] to [5030053f]
1147
                                                                    1166
1148
                                                                    1167
                                                                            F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
Data in RAM4: ADDR[50300780] to [503007bf]
       F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
Data in RAM4: ADDR[50300540] to [5030057f]
1149
                                                                    1168
                                                                            F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0
1151
        F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0_
Data in RAM4: ADDR[50300580] to [503005bf]
                                                                    1170
1171
                                                                            Data in RAM4: ADDR[503007c0] to [503007ff]
                                                                            FEDCBA98765300000 to [5030083f]
Data in RAM4: ADDR[50300800] to [5030083f]
       F E D C B A 9 8 7 6 5 4 3 2 1 0 Data in RAM4: ADDR[503005c0] to [503005ff]
                                                                    1172
1154
                                                                    1173
                                                                            0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
Data in RAM4: ADDR[50300840] to [5030087f]
1174
                                                                   1175 0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
      Data in RAM3: ADDR[502003c0] to [502003ff]
                                                                  1293 Data in RAM3: ADDR[50200600] to [5020063f]
       F_E_D_C_B_A_9_8_7_6_5_4_3_2_1_0_
Data in RAM3: ADDR[50200400] to [5020043f]
                                                                 0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[50200440] to [5020047f]
1278
1279
                                                                  0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[50200480] to [502004bf]
                                                                          0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[502006c0] to [502006ff]
       0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[502004c0] to [502004ff]
                                                                 0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[50200500] to [5020053f]
                                                                         0 1 2 3 4 5 6 7 8 9 A B C D E F
Data in RAM3: ADDR[50200740] to [5020077f]
1284
                                                                  1302
                                                                  1303
       0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[50200540] to [5020057f]
                                                                 1304
                                                                         0 1 2 3 4 5 6 7 8 9 A B C D E F
Data in RAM3: ADDR[50200780] to [502007bf]
1286
       0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[50200580] to [502005bf]
                                                                  1306
                                                                          0_1_2_3_4_5_6_7_8_9_A_B_C_D_E_F_
Data in RAM3: ADDR[502007c0] to [502007ff]
1310 1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
```

(5) Record for # of moves and # of interrupt signals in the end of the DMA program.

```
1374
      [DMA Program]: Step3_3. Changing Mode to another (RAM3 => RAM4).
1375
      [DMA Program]: CPU finished changing mode. Now the mode is 0.
1376
      [DMA Program]: DMA finished moving data from RAM3 to RAM4 and from RAM4 to RAM3.
1377
      [DMA Program]: Overall data moved for 3 times.
1378
      [DMA Program]: Overall interrupt signal is pulled up for 6 times.
1379
      [DMA Program]: -----Step3 Done.----
1380
      [DMA Program]: -----End of DMA Program.-----
1381
      Info: /OSCI/SystemC: Simulation stopped by user.
1382
1383
1384 OVPsim finished: Thu Jul 1 14:21:17 2021
```