```
module part1 (SW, KEY, LEDR, LEDG);
  input [17:0] SW;
 input [3:0] KEY;
 output [17:0] LEDR;
 output [8:0] LEDG;
 wire [8:0] D, Y;
 wire w;
 assign w = SW[1];
 my lpm ff FF (~KEY[1], KEY[0], D[8:0], Y[8:0]);
 D[2] | D[3] | D[4] | D[5] | D[6] | D[7] | D[8]));
 assign D[1] = (\sim Y[0] | Y[5] | Y[6] | Y[7] | Y[8]) & \sim w; // B
 assign D[2] = Y[1] \& \sim w; // C
 assign D[3] = Y[2] \& \sim w; // D
 assign D[4] = (Y[3] | Y[4]) & \sim w; // E
 assign D[5] = (\sim Y[0] | Y[1] | Y[2] | Y[3] | Y[4]) & w; // F
 assign D[6] = Y[5] \& w; // G
 assign D[7] = Y[6] \& w; // H
 assign D[8] = (Y[7] | Y[8]) & w; // I
 assign LEDG = Y;
 assign LEDR[8:0] = D;
endmodule
```

```
module Lab7P2 (SW, KEY, LEDR, LEDG);
  input [17:0] SW;
 input [3:0] KEY;
 output [17:0] LEDR;
 output [8:0] LEDG;
 wire w;
 assign w = SW[1];
 wire Clock;
 assign Clock = KEY[0];
 reg z;
  reg [3:0] y_Q, Y_D; // y_Q represents current state, Y_D represents next state
 parameter A = 4'b0000, B = 4'b0001, C = 4'b0010, D = 4'b0011, E = 4'b0100, F = 4'b0101, G =
  4'b0110, H = 4'b0111, I = 4'b1000;
 always @(w, y Q)
 begin: state table
    case (y_Q)
      A: if (!w) Y D = B;
       else Y D = F;
      B: if (!w) Y D = C;
        else Y D = F;
      C: if (!w) Y D = D;
        else Y D = F;
      D: if (!w) Y D = E;
        else Y_D = F;
      E: if (!w) Y D = E;
        else Y D = F;
      F: if (w) Y D = G;
        else Y_D = B;
      G: if (w) Y D = H;
        else Y D = B;
      H: if (w) Y D = I;
        else Y D = B;
      I: if (w) Y D = I;
        else Y D = B;
      default: Y D = 4'bxxxx;
    endcase
  end // state table
  always @(posedge Clock)
 begin: state FFs
    y Q = Y D;
  end // state_FFS
 always
 begin: zset
   case (y_Q)
     E: z = 1;
      I: z = 1;
      default: z = 0;
    endcase
  end
```


```
assign LEDG[3:0] = Y_Q;
assign LEDR[3:0] = Y_D;


assign LEDR[17] = z;

test t1 (SW[17], SW[16], LEDR[17]);
endmodule

module test (A, B, Out);
input A, B;
output reg Out;

always
   case (A)
    0: Out = 0;
   1: Out = B;
   endcase
endmodule
```





Page 1 of 1 Revision: L6

