```
module part1 (SW, KEY, LEDR, LEDG);
  input [17:0] SW;
 input [3:0] KEY;
 output [17:0] LEDR;
 output [8:0] LEDG;
 wire [8:0] D, Y;
 wire w;
 assign w = SW[1];
 my lpm ff FF (~KEY[1], KEY[0], D[8:0], Y[8:0]);
 D[2] | D[3] | D[4] | D[5] | D[6] | D[7] | D[8]));
 assign D[1] = (\sim Y[0] | Y[5] | Y[6] | Y[7] | Y[8]) & \sim w; // B
 assign D[2] = Y[1] \& \sim w; // C
 assign D[3] = Y[2] \& \sim w; // D
 assign D[4] = (Y[3] | Y[4]) & \sim w; // E
 assign D[5] = (\sim Y[0] | Y[1] | Y[2] | Y[3] | Y[4]) & w; // F
 assign D[6] = Y[5] \& w; // G
 assign D[7] = Y[6] \& w; // H
 assign D[8] = (Y[7] | Y[8]) & w; // I
 assign LEDG = Y;
 assign LEDR[8:0] = D;
endmodule
```