
Digital Computer Electronics

Third Edition

Albert Paul Malvino, Ph.D. Jerald A. Brown



GLENCOE

McGraw-Hill

New York, New York Columbus, Ohio Woodland Hills, California Peoria, Illinois

This textbook was prepared with the assistance of Publishing Advisory Service.

LSI circuit photo: Manfred Kage/Peter Arnold Inc.

To my wife, Joanna, who encourages me to write.

And to my daughters, Joanna, Antonia, Lucinda,
Patricia, and Miriam, who keep me young.

—A.P.M.

... to my wife Vickie dearest friend fellow adventurer love of my life —J.A.B.

Library of Congress Cataloging-in-Publication Data

Malvino, Albert Paul.

Digital computer electronics / Albert Paul Malvino, Jerald A.

Brown. - 3rd ed.

p. cm.

Includes index.

ISBN 0-02-800594-5 (hardcover)

1. Electronic digital computers. 2. Microcomputers. 3. Intel 8085 (Microprocessor) I. Brown, Jerald A. II. Title.

TK7888.3.M337 1993

621.39'16-dc20

92-5895

CIP

Digital Computer Electronics, Third Edition

Imprint 1999

Copyright © 1993, 1983 by Glencoe/McGraw-Hill. All rights reserved. Copyright © 1983, 1977 by McGraw-Hill, Inc. All rights reserved. Printed in the United States of America. Except as permitted under the United States Copyright Act, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a database or retrieval system, without prior written permission of the publisher.

ISBN 0-02-800594-5

Printed in the United States of America.

4 5 6 7 8 9 10 11 12 004/043 03 02 01 00 99

Contents

PREFACE vi

PART 1

Digital Principles 1

CHAPTER 1. NUMBER SYSTEMS AND CODES 1

- 1-1. Decimal Odometer 1-2. Binary Odometer
- 1-3. Number Codes 1-4. Why Binary Numbers Are Used 1-5. Binary-to-Decimal Conversion
- 1-6. Microprocessors 1-7. Decimal-to-Binary Conversion 1-8. Hexadecimal Numbers
- 1-9. Hexadecimal-Binary Conversions
- 1-10. Hexadecimal-to-Decimal Conversion
- 1-11. Decimal-to-Hexadecimal Conversion
- 1-12. BCD Numbers 1-13. The ASCII Code

CHAPTER 2. GATES 19

- 2-1. Inverters 2-2. OR Gates 2-3. AND Gates
- 2-4. Boolean Algebra

CHAPTER 3. MORE LOGIC GATES 32

- 3-1. NOR Gates 3-2. De Morgan's First Theorem
- 3-3. NAND Gates 3-4. De Morgan's Second Theorem
- 3-5. EXCLUSIVE-OR Gates 3-6. The Controlled Inverter 3-7. EXCLUSIVE-NOR Gates

CHAPTER 4. TTL CIRCUITS 48

- 4-1. Digital Integrated Circuits 4-2. 7400 Devices
- 4-3. TTL Characteristics 4-4. TTL Overview
- 4-5. AND-OR-INVERT Gates 4-6. Open-Collector Gates
- 4-7. Multiplexers

CHAPTER 5. BOOLEAN ALGEBRA AND KARNAUGH MAPS 64

- 5-1. Boolean Relations 5-2. Sum-of-Products Method
- 5-3. Algebraic Simplification 5-4. Karnaugh Maps
- 5-5. Pairs, Quads, and Octets 5-6. Karnaugh Simplifications 5-7. Don't-Care Conditions

CHAPTER 6. ARITHMETIC-LOGIC UNITS 79

6-1. Binary Addition 6-2. Binary Subtraction 6-3. Half Adders 6-4. Full Adders 6-5. Binary Adders 6-6. Signed Binary Numbers 6-7. 2's Complement 6-8. 2's-Complement Adder-Subtracter

CHAPTER 7. FLIP-FLOPS 90

7-1. RS Latches 7-2. Level Clocking 7-3. D Latches 7-4. Edge-Triggered D Flip-Flops 7-5. Edge-Triggered JK Flip-Flops 7-6. JK Master-Slave Flip-Flop

CHAPTER 8. REGISTERS AND COUNTERS 106

- 8-1. Buffer Registers 8-2. Shift Registers
- 8-3. Controlled Shift Registers 8-4. Ripple Counters
- 8-5. Synchronous Counters 8-6. Ring Counters
- 8-7. Other Counters 8-8. Three-State Registers
- 8-9. Bus-Organized Computers

CHAPTER 9. MEMORIES 130

9-1. ROMs 9-2. PROMs and EPROMs 9-3. RAMs 9-4. A Small TTL Memory 9-5. Hexadecimal Addresses

PART 2

SAP (Simple-as-Possible) Computers 140

CHAPTER 10. SAP-1 140

- 10-1. Architecture 10-2. Instruction Set
- 10-3. Programming SAP-1 10-4. Fetch Cycle
- 10-5. Execution Cycle 10-6. The SAP-1

Microprogram 10-7. The SAP-1 Schematic Diagram 10-8. Microprogramming

CHAPTER 11. SAP-2 173

- 11-1. Bidirectional Registers 11-2. Architecture
- 11-3. Memory-Reference Instructions 11-4. Register Instructions 11-5. Jump and Call Instructions
- 11-6. Logic Instructions 11-7. Other Instructions
- 11-8. SAP-2 Summary

CHAPTER 12. SAP-3 195

12-1. Programming Model 12-2. MOV and MVI
12-3. Arithmetic Instructions 12-4. Increments,
Decrements, and Rotates 12-5. Logic Instructions
12-6. Arithmetic and Logic Immediates 12-7. Jump
Instructions 12-8. Extended-Register Instructions
12-9. Indirect Instructions 12-10. Stack Instructions

PART 3

Programming Popular Microprocessors 213

CHAPTER 13. INTRODUCTION TO MICROPROCESSORS 213

- 13-1. Computer Hardware
- 13-2. Definition of a Microprocessor
- 13-3. Some Common Uses for Microprocessors
- 13-4. Microprocessors Featured in This Text
- 13-5. Access to Microprocessors

CHAPTER 14. PROGRAMMING AND LANGUAGES 216

- 14-1. Relationship between Electronics and Programming
- 14-2. Programming 14-3. Fundamental Premise
- 14-4. Flowcharts 14-5. Programming Languages
- 14-6. Assembly Language 14-7. Worksheets

CHAPTER 15. SYSTEM OVERVIEW 224

New Concepts 15-1. Computer Architecture

15-2. Microprocessor Architecture

Specific Microprocessor Families

- 15-3. 6502 Family 15-4. 6800/6808 Family
- 15-5. 8080/8085/Z80 Family 15-6. 8086/8088 Family

CHAPTER 16. DATA TRANSFER INSTRUCTIONS 240

New Concepts 16-1. CPU Control Instructions

16-2. Data Transfer Instructions

Specific Microprocessor Families

- 16-3. 6502 Family 16-4. 6800/6808 Family
- 16-5. 8080/8085/Z80 Family 16-6. 8086/8088 Family

CHAPTER 17. ADDRESSING MODES—I 263

New Concepts 17-1. What Is an Addressing Mode?

- 17-2. The Paging Concept
- 17-3. Basic Addressing Modes

Specific Microprocessor Families 17-4. 6502 Family

- 17-5. 6800/6808 Family 17-6. 8080/8085/Z80 Family
- 17-7. 8086/8088 Family

CHAPTER 18. ARITHMETIC AND FLAGS 270

New Concepts 18-1. Microprocessors and Numbers 18-2. Arithmetic Instructions 18-3. Flag Instructions Specific Microprocessor Families 18.4 6502 Family 18-5. 6800/6808 Family 18-6. 8080/8085/Z80 Family 18-7. 8086/8088 Family

CHAPTER 19. LOGICAL INSTRUCTIONS 305

New Concepts 19-1. The AND Instruction

- 19-2. The OR Instruction
- 19-3. The EXCLUSIVE-OR (EOR, XOR) Instruction
- 19-4. The NOT Instruction
- 19-5. The NEG (NEGate) Instruction

Specific Microprocessor Families 19-6. 6502 Family

- 19-7. 6800/6808 Family 19-8. 8080/8085/Z80 Family
- 19-9. 8086/8088 Family

CHAPTER 20. SHIFT AND ROTATE INSTRUCTIONS 319

New Concepts 20-1. Rotating 20-2. Shifting

- 20-3. An Example Specific Microprocessor Families
- 20-4. 6502 Family 20-5. 6800/6808 Family
- 20-6. 8080/8085/Z80 Family 20-7. 8086/8088 Family

CHAPTER 21. ADDRESSING MODES—II 329

New Concepts 21-1. Advanced Addressing Modes Specific Microprocessor Families 21-2. 6502 Family 21-3. 6800/6808 Family 21-4. 8080/8085/Z80 Family 21-5. 8086/8088 Family

CHAPTER 22. BRANCHING AND LOOPS 342

New Concepts 22-1. Unconditional Jumps

- 22-2. Conditional Branching
- 22-3. Compare and Test Instructions
- 22-4. Increment and Decrement Instructions
- 22-5. Nested Loops

Specific Microprocessor Families 22-6. 6502 Family

- 22-7. 6800/6808 Family 22-8. 8080/8085/Z80 Family
- 22-9. 8086/8088 Family

CHAPTER 23. SUBROUTINE AND STACK INSTRUCTIONS 363

New Concepts 23-1. Stack and Stack Pointer

- 23-2. Branching versus Subroutines
- 23-3. How Do Subroutines Return?
- 23-4. Pushing and Popping Registers

Specific Microprocessor Families 23-5. 6502 Family

- 23-6. 6800/6808 Family 23-7. 8080/8085/Z80 Family
- 24-8. 8086/8088 Family

PART 4

Microprocessor Instruction Set Tables 379

A.

Expanded Table of 8085/8080 and Z80 (8080 Subset) Instructions Listed by Category 381

Mini Table of 8085/8080 and Z80 (8080 Subset) Instructions Listed by Category 410

Condensed Table of 8085/8080 and Z80 (8080) Instructions Listed by Category 415

Condensed Table of 8085/8080 and Z80 (8080 Subset) Instructions Listed by Op Code 417

Condensed Table of 8085/8080 and Z80 (8080 Subset) Instructions Listed Alphabetically by 8085/8080 Mnemonic 419

Condensed Table of 8085/8080 and Z80 (8080 Subset) Instructions Listed Alphabetically by Z80 Mnemonic 421

B

Expanded Table of 6800 Instructions Listed by Category 422

Short Table of 6800 Instructions Listed Alphabetically 434

Short Table of 6800 Instructions Listed by Category 437

Condensed Table of 6800 Instructions Listed by Category 441

Condensed Table of 6800 Instructions Listed Alphabetically 443

Condensed Table of 6800 Instructions Listed by Op Code 444

C.

Expanded Table of 8086/8088 Instructions Listed by Category 445

Condensed Table of 8086/8088 Instructions Listed by Category 465

Condensed Table of 8086/8088 Instructions Listed Alphabetically 469

D.

Expanded Table of 6502 Instructions Listed by Category 471

Short Table of 6502 Instructions Listed by Category 478

Condensed Table of 6502 Instructions Listed by Category 480

Condensed Table of 6502 Instructions Listed Alphabetically 481

Condensed Table of 6502 Instructions Listed by Op Code 482

APPENDIXES 485

- The Analog Interface
 Binary-Hexadecimal-Decimal Equivalents
 7400 Series TTL
- 4. Pinouts and Function Tables 5. SAP-1 Parts List
- 6. 8085 Instructions 7. Memory Locations: Powers of 2
- 8. Memory Locations: 16K and 8K Intervals
- Memory Locations: 4K Intervals 10. Memory Locations: 2K Intervals 11. Memory Locations: 1K Intervals 12. Programming Models

ANSWERS TO ODD-NUMBERED PROBLEMS 513

INDEX 519

Preface

Textbooks on microprocessors are sometimes hard to understand. This text attempts to present the various aspects of microprocessors in ways that are understandable and interesting. The only prerequisite to using this textbook is an understanding of diodes and transistors.

A unique aspect of this text is its wide range. Whether you are interested in the student-constructed SAP (simple-as-possible) microprocessor, the 6502, the 6800/6808, the 8080/8085/Z80, or the 8086/8088, this textbook can meet your needs.

The text is divided into four parts. These parts can be used in different ways to meet the needs of a wide variety of students, classrooms, and instructors.

Part 1, Digital Principles, is composed of Chapters 1 to 9. Featured topics include number systems, gates, boolean algebra, flip-flops, registers, counters, and memory. This information prepares the student for the microprocessor sections which follow.

Part 2, which consists of Chapters 10 to 12, presents the SAP (simple-as-possible) microprocessor. The student constructs this processor using digital components. The SAP processor contains the most common microprocessor functions. It features an instruction set which is a subset of that of the Intel 8085—leading naturally to a study of that microprocessor.

Part 3, Programming Popular Microprocessors (Chapters 13 to 23), simultaneously treats the MOS/Rockwell 6502, the Motorola 6800/6808, the Intel 8080/8085 and Zilog Z80, and the 16-bit Intel 8086/8088. Each chapter is divided into two sections. The first section presents new concepts; second section applies the new concepts to each microprocessor family. Discussion, programming examples, and problems are provided. The potential for comparative study is excellent.

This part of the text takes a strong programming approach to the study of microprocessors. Study is centered around the microprocessor's instruction set and programming model. The 8-bit examples and homework problems can be performed by using either hand assembly or cross-assemblers. The 16-bit 8086/8088 examples and problems can be performed by using either an assembler or the DOS DEBUG utility.

Part 4 is devoted to the presentation of the instruction sets of each microprocessor family in table form. Several tables are provided for each microprocessor family, permitting instructions to be looked up alphabetically, by op code, or by functional category, with varying levels of detail. The same functional categories are correspondingly used in the chapters in Part 3. This coordination between parts makes the learning process easier and more enjoyable.

Additional reference tables are provided in the appendixes. Answers to odd-numbered problems for Chapters 1 to 16 follow the appendixes.

A correlated laboratory manual, *Experiments for Digital Computer Electronics* by Michael A. Miller, is available for use with this textbook. It contains experiments for every part of the text. It also includes programming problems for each of the featured microprocessors.

A teacher's manual is available which contains answers to all of the problems and programs for every microprocessor. In addition, a diskette (MS-DOS 360K 5½-inch diskette) containing cross-assemblers is included in the teacher's manual.

Special thanks to Brian Mackin for being such a patient and supportive editor. To Olive Collen for her editorial work. To Michael Miller for his work on the lab manual. And to Thomas Anderson of Speech Technologies Inc. for the use of his cross-assemblers. Thanks also to reviewers Lawrence Fryda, Illinois State University; Malachi McGinnis, ITT Technical Institute, Garland Texas; and Benjamin Suntag.


Albert Paul Malvino Jerald A. Brown

A man of true science uses but few hard words, and those only when none other will answer his purpose; whereas the smatterer in science thinks that by mouthing hard words he understands hard things.

Herman Melville

PART 1

DIGITAL PRINCIPLES



1



NUMBER SYSTEMS AND CODES

Modern computers don't work with decimal numbers. Instead, they process binary numbers, groups of 0s and 1s. Why binary numbers? Because electronic devices are most reliable when designed for two-state (binary) operation. This chapter discusses binary numbers and other concepts needed to understand computer operation.

1-1 DECIMAL ODOMETER

René Descartes (1596–1650) said that the way to learn a new subject is to go from the known to the unknown, from the simple to the complex. Let's try it.

The Known

Everyone has seen an odometer (miles indicator) in action. When a car is new, its odometer starts with

00000

After 1 mile the reading becomes

00001

Successive miles produce 00002, 00003, and so on, up to

00009

A familiar thing happens at the end of the tenth mile. When the units wheel turns from 9 back to 0, a tab on this wheel forces the tens wheel to advance by 1. This is why the numbers change to

00010

Reset-and-Carry

The units wheel has reset to 0 and sent a carry to the tens wheel. Let's call this familiar action *reset-and-carry*.

The other wheels also reset and carry. After 999 miles the odometer shows

00999

What does the next mile do? The units wheel resets and carries, the tens wheel resets and carries, the hundreds wheel resets and carries, and the thousands wheel advances by 1, to get

01000

Digits and Strings

The numbers on each odometer wheel are called *digits*. The decimal number system uses ten digits, 0 through 9. In a decimal odometer, each time the units wheel runs out of digits, it resets to 0 and sends a carry to the tens wheel. When the tens wheel runs out of digits, it resets to 0 and sends a carry to the hundreds wheel. And so on with the remaining wheels.

One more point. A *string* is a group of characters (either letters or digits) written one after another. For instance, 734 is a string of 7, 3, and 4. Similarly, 2C8A is a string of 2, C, 8, and A.

1-2 BINARY ODOMETER

Binary means two. The binary number system uses only two digits, 0 and 1. All other digits (2 through 9) are thrown away. In other words, binary numbers are strings of 0s and 1s.

An Unusual Odometer

Visualize an odometer whose wheels have only two digits, 0 and 1. When each wheel turns, it displays 0, then 1, then

back to 0, and the cycle repeats. Because each wheel has only two digits, we call this device a binary odometer.

In a car a binary odometer starts with

0000 (zero)

After 1 mile, it indicates

0001 (one)

The next mile forces the units wheel to reset and carry; so the numbers change to

0010 (two)

The third mile results in

0011 (three)

What happens after 4 miles? The units wheel resets and carries, the second wheel resets and carries, and the third wheel advances by 1. This gives

0100 (four)

Successive miles produce

0101 (five) 0110 (six) 0111 (seven)

After 8 miles, the units wheel resets and carries, the second wheel resets and carries, the third wheel resets and carries, and the fourth wheel advances by 1. The result is

1000 (eight)

The ninth mile gives

1001 (nine)

and the tenth mile produces

1010 (ten)

(Try working out a few more readings on your own.)

You should have the idea by now. Each mile advances the units wheel by 1. Whenever the units wheel runs out of digits, it resets and carries. Whenever the second wheel runs out of digits, it resets and carries. And so for the other wheels.

Binary Numbers

A binary odometer displays binary numbers, strings of 0s and 1s. The number 0001 stands for 1, 0010 for 2, 0011

for 3, and so forth. Binary numbers are long when large amounts are involved. For instance, 101010 represents decimal 42. As another example, 111100001111 stands for decimal 3,855.

Computer circuits are like binary odometers; they count and work with binary numbers. Therefore, you have to learn to count with binary numbers, to convert them to decimal numbers, and to do binary arithmetic. Then you will be ready to understand how computers operate.

A final point. When a decimal odometer shows 0036, we can drop the leading 0s and read the number as 36. Similarly, when a binary odometer indicates 0011, we can drop the leading 0s and read the number as 11. With the leading 0s omitted, the binary numbers are 0, 1, 10, 11, 100, 101, and so on. To avoid confusion with decimal numbers, read the binary numbers like this: zero, one, one-zero, one-one, one-zero-zero, one-zero-one, etc.

1-3 NUMBER CODES

People used to count with pebbles. The numbers 1, 2, 3 looked like \bullet , $\bullet \bullet$, $\bullet \bullet \bullet$. Larger numbers were worse: seven appeared as $\bullet \bullet \bullet \bullet \bullet \bullet \bullet$.

Codes

From the earliest times, people have been creating codes that allow us to think, calculate, and communicate. The decimal numbers are an example of a code (see Table 1-1). It's an old idea now, but at the time it was as revolutionary; 1 stands for \bigcirc , 2 for \bigcirc , 3 for \bigcirc , and so forth.

Table 1-1 also shows the binary code. 1 stands for \bullet , 10 for $\bullet \bullet$, 11 for $\bullet \bullet \bullet$, and so on. A binary number and a decimal number are equivalent if each represents the same amount of pebbles. Binary 10 and decimal 2 are equivalent because each represents $\bullet \bullet$. Binary 101 and decimal 5 are equivalent because each stands for $\bullet \bullet \bullet \bullet \bullet \bullet$.


TABLE 1-1. NUMBER CODES

Decimal	Pebbles	Binary
0	None	0
1	•	1
2	••	10
3	•••	11
4	••••	100
5	••••	101
6	•••••	110
7	•••••	111
8	••••••	1000
9	••••••	1001

Equivalence is the common ground between us and computers; it tells us when we're talking about the same thing. If a computer comes up with a binary answer of 101, equivalence means that the decimal answer is 5. As a start to understanding computers, memorize the binary-decimal equivalences of Table 1-1.

EXAMPLE 1-1

Figure 1-1a shows four light-emitting diodes (LEDs). A dark circle means that the LED is off; a light circle means it's on. To read the display, use this code:



LED	Binary
Off	0

On

What binary number does Fig. 1-1a indicate? Fig. 1-1b?

1

SOLUTION

Figure 1-1a shows off-off-on-on. This stands for binary 0011, equivalent to decimal 3.

Figure 1-1b is off-on-off-on, decoded as binary 0101 and equivalent to decimal 5.

EXAMPLE 1-2

A binary odometer has four wheels. What are the successive binary numbers?

SOLUTION

As previously discussed, the first eight binary numbers are 0000, 0001, 0010, 0011, 0100, 0101, 0110, and 0111. On the next count, the three wheels on the right reset and carry; the fourth wheel advances by one. So the next eight numbers are 1000, 1001, 1010, 1011, 1100, 1101, 1110, and 1111. The final reading of 1111 is equivalent to decimal 15. The next mile resets all wheels to 0, and the cycle repeats.

Being able to count in binary from 0000 to 1111 is essential for understanding the operation of computers.

TABLE 1-2. BINARY-TO-DECIMAL EOUIVALENCES

Decimal	Binary	Decimal	Binary
0	0000	8	1000
1	0001	9	1001
2	0010	10	1010
3	0011	11	1011
4	0100	12	1100
5	0101	13	1101
6	0110	14	1110
7	0111	15	1111

Therefore, you should memorize the equivalences of Table 1-2.

1-4 WHY BINARY NUMBERS ARE USED

The word "computer" is misleading because it suggests a machine that can solve only numerical problems. But a computer is more than an automatic adding machine. It can play games, translate languages, draw pictures, and so on. To suggest this broad range of application, a computer is often referred to as a *data processor*.

Program and Data

Data means names, numbers, facts, anything needed to work out a problem. Data goes into a computer, where it is processed or manipulated to get new information. Before it goes into a computer, however, the data must be coded in binary form. The reason was given earlier: a computer's circuits can respond only to binary numbers.

Besides the data, someone has to work out a *program*, a list of instructions telling the computer what to do. These instructions spell out each and every step in the data processing. Like the data, the program must be coded in binary form before it goes into the computer.

So the two things we must input to a computer are the program and the data. These are stored inside the computer before the processing begins. Once the computer run starts, each instruction is executed and the data is processed.

Hardware and Software

The electronic, magnetic, and mechanical devices of a computer are known as *hardware*. Programs are called *software*. Without software, a computer is a pile of "dumb" metal.

An analogy may help. A phonograph is like hardware and records are like software. The phonograph is useless without records. Furthermore, the music you get depends on the record you play. A similar idea applies to computers. A computer is the hardware and programs are the software. The computer is useless without programs. The program stored in the computer determines what the computer will do; change the program and the computer processes the data in a different way.

Transistors

Computers use *integrated circuits* (ICs) with thousands of transistors, either bipolar or MOS. The parameters (β_{dc} , I_{CO} , g_m , etc.) can vary more than 50 percent with temperature change and from one transistor to the next. Yet these computer ICs work remarkably well despite the transistor variations. How is it possible?

The answer is *two-state* design, using only two points on the load line of each transistor. For instance, the common two-state design is the cutoff-saturation approach; each transistor is forced to operate at either cutoff or saturation. When a transistor is cut off or saturated, parameter variations have almost no effect. Because of this, it's possible to design reliable two-state circuits that are almost independent of temperature change and transistor variations.

Transistor Register

Here's an example of two-state design. Figure 1-2 shows a transistor register. (A *register* is a string of devices that store data.) The transistors on the left are cut off because the input base voltages are 0 V. The dark shading symbolizes the cutoff condition. The two transistors on the right have base drives of 5 V.

The transistors operate at either saturation or cutoff. A base voltage of 0 V forces each transistor to cut off, while a base voltage of 5 V drives it into saturation. Because of this two-state action, each transistor stays in a given state until the base voltage switches it to the opposite state.

Another Code

Two-state operation is universal in digital electronics. By deliberate design, all input and output voltages are either low or high. Here's how binary numbers come in: low voltage represents binary 0, and high voltage stands for binary 1. In other words, we use this code:

Voltage	Binary
Low	0
High	1

For instance, the base voltages of Fig. 1-2 are low-low-high-high, or binary 0011. The collector voltages are high-high-low-low, or binary 1100. By changing the base voltages we can store any binary number from 0000 to 1111 (decimal 0 to 15).

Bit

Bit is an abbreviation for binary digit. A binary number like 1100 has 4 bits; 110011 has 6 bits; and 11001100 has 8 bits. Figure 1-2 is a 4-bit register. To store larger binary numbers, it needs more transistors. Add two transistors and you get a 6-bit register. With four more transistors, you'd have an 8-bit register.

Nonsaturated Circuits

Don't get the idea that all two-state circuits switch between cutoff and saturation. When a bipolar transistor is heavily saturated, extra carriers are stored in the base region. If the base voltage suddenly switches from high to low, the transistor cannot come out of saturation until these extra carriers have a chance to leave the base region. The time it takes for these carriers to leave is called the *saturation delay time* t_d . Typically, t_d is in nanoseconds.

In most applications the saturation delay time is too short to matter. But some applications require the fastest possible




Fig. 1-2 Transistor register.

switching time. To get this maximum speed, designers have come up with circuits that switch from cutoff (or near cutoff) to a higher point on the load line (but short of saturation). These nonsaturated circuits rely on clamping diodes or heavy negative feedback to overcome transistor variations.

Remember this: whether saturated or nonsaturated circuits are used, the transistors switch between distinct points on the load line. This means that all input and output voltages are easily recognized as low or high, binary 0 or binary 1.




Fig. 1-3 Core register.

Magnetic Cores

Early digital computers used magnetic cores to store data. Figure 1-3a shows a 4-bit core register. With the right-hand rule, you can see that conventional current into a wire produces a clockwise flux; reversing the current gives a counterclockwise flux. (The same result is obtained if electron-flow is assumed and the left-hand rule is used.)

The cores have rectangular hysteresis loops; this means that flux remains in a core even though the magnetizing current is removed (see Fig. 1-3b). This is why a core register can store binary data indefinitely. For instance, let's use the following code:

Flux	Binary
Counterclockwise	0
Clockwise	1

Then, the core register of Fig. 1-3b stores binary 1001, equivalent to decimal 9. By changing the magnetizing currents in Fig. 1-3a we can change the stored data.

To store larger binary numbers, add more cores. Two cores added to Fig. 1-3a result in a 6-bit register; four more cores give an 8-bit register.

The *memory* is one of the main parts of a computer. Some memories contain thousands of core registers. These registers store the program and data needed to run the computer.

Other Two-State Examples

The simplest example of a two-state device is the on-off switch. When this switch is closed, it represents binary 1; when it's open, it stands for binary 0.

Punched cards are another example of the two-state concept. A hole in a card stands for binary 1, the absence of a hole for binary 0. Using a prearranged code, a cardpunch machine with a keyboard can produce a stack of cards containing the program and data needed to run a computer.

Magnetic tape can also store binary numbers. Tape recorders magnetize some points on the tape (binary 1), while leaving other points unmagnetized (binary 0). By a prearranged code, a row of points represents either a coded instruction or data. In this way, a reel of tape can store thousands of binary instructions and data for later use in a computer.

Even the lights on the control panel of a large computer are binary; a light that's on stands for binary 1, and one that's off stands for binary 0. In a 16-bit computer, for instance, a row of 16 lights allows the operator to see the binary contents in different computer registers. The operator can then monitor the overall operation and, when necessary, troubleshoot.

In summary, switches, transistors, cores, cards, tape, lights, and almost all other devices used with computers are based on two-state operation. This is why we are forced to use binary numbers when analyzing computer action.

EXAMPLE 1-3

Figure 1-4 shows a strip of magnetic tape. The black circles are magnetized points and the white circles unmagnetized points. What binary number does each horizontal row represent?




Fig. 1-4 Binary numbers on magnetic tape.

SOLUTION

The tape stores these binary numbers:

Row 1	00001111	Row 5	11100110
Row 2	10000110	Row 6	01001001
Row 3	10110111	Row 7	11001101
Row 4	00110001		

(*Note*: these binary numbers may represent either coded instructions or data.)

A string of 8 bits is called a *byte*. In this example, the magnetic tape stores 7 bytes. The first byte (row 1) is 00001111. The second byte (row 2) is 10000110. The third byte is 10110111. And so on.

A byte is the basic unit of data in computers. Most computers process data in strings of 8 bits or some multiple (16, 24, 32, and so on). Likewise, the memory stores data in strings of 8 bits or some multiple of 8 bits.

1-5 BINARY-TO-DECIMAL CONVERSION

You already know how to count to 15 using binary numbers. The next thing to learn is how to convert larger binary numbers to their decimal equivalents.




Fig. 1-5 (a) Decimal weights; (b) binary weights.

Decimal Weights

The decimal number system is an example of positional notation; each digit position has a *weight* or value. With decimal numbers the weights are units, tens, hundreds, thousands, and so on. The sum of all digits multiplied by their weights gives the total amount being represented.

For instance, Fig. 1-5a illustrates a decimal odometer. Below each digit is its weight. The digit on the right has a weight of 10^0 (units), the second digit has a weight of 10^1 (tens), the third digit a weight of 10^2 (hundreds), and so forth. The sum of all units multiplied by their weights is

$$(5 \times 10^4) + (7 \times 10^3) + (0 \times 10^2) + (3 \times 10^1)$$

+ $(4 \times 10^0) = 50,000 + 7000 + 0 + 30 + 4$
= $57,034$

Binary Weights

Positional notation is also used with binary numbers because each digit position has a weight. Since only two digits are used, the weights are powers of 2 instead of 10. As shown in the binary odometer of Fig. 1-5b, these weights are 20 (units), 21 (twos), 22 (fours), 23 (eights), and 24 (sixteens). If longer binary numbers are involved, the weights continue in ascending powers of 2.

The decimal equivalent of a binary number equals the sum of all binary digits multiplied by their weights. For instance, the binary reading of Fig. 1-5b has a decimal equivalent of

$$(1 \times 2^4) + (1 \times 2^3) + (0 \times 2^2) + (0 \times 2^1) + (1 \times 2^0) = 16 + 8 + 0 + 0 + 1 = 25$$

Binary 11001 is therefore equivalent to decimal 25.

As another example, the byte 11001100 converts to decimal as follows:

$$(1 \times 2^7) + (1 \times 2^6) + (0 \times 2^5) + (0 \times 2^4)$$

+ $(1 \times 2^3) + (1 \times 2^2) + (0 \times 2^1) + (0 \times 2^0)$
= $128 + 64 + 0 + 0 + 8 + 4 + 0 + 0 = 204$

So, binary 11001100 is equivalent to decimal 204.

Fast and Easy Conversion

Here's a streamlined way to convert a binary number to its decimal equivalent:

- 1. Write the binary number.
- 2. Write the weights 1, 2, 4, 8, ..., under the binary digits.
- 3. Cross out any weight under a 0.
- **4.** Add the remaining weights.

For instance, binary 1101 converts to decimal as follows:

- 1. 1 1 0 1 (Write binary number)
 2. 8 4 2 1 (Write weights)
- 3. 8 4 Ø 1 (Cross out weights)
- **4.** 8 + 4 + 0 + 1 = 13 (Add weights)

You can compress the steps even further:

1 1 0 1 (Step 1)
8 4
$$\cancel{2}$$
 1 \rightarrow 13 (Steps 2 to 4)

As another example, here's the conversion of binary 1110101 in compressed form:

Base or Radix

The base or radix of a number system equals the number of digits it has. Decimal numbers have a base of 10 because digits 0 through 9 are used. Binary numbers have a base of 2 because only the digits 0 and 1 are used. (In terms of an odometer, the base or radix is the number of digits on each wheel.)

A subscript attached to a number indicates the base of the number. 100_2 means binary 100. On the other hand, 100_{10} stands for decimal 100. Subscripts help clarify equations where binary and decimal numbers are mixed. For instance, the last two examples of binary-to-decimal conversion can be written like this:

$$1101_2 = 13_{10}$$
$$1110101_2 = 117_{10}$$

In this book we will use subscripts when necessary for clarity.

1-6 MICROPROCESSORS

What is inside a computer? What is a microprocessor? What is a microcomputer?

Computer

The five main sections of a computer are input, memory, arithmetic and logic, control, and output. Here is a brief description of each.

Input This consists of all the circuits needed to get programs and data into the computer. In some computers the input section includes a typewriter keyboard that converts letters and numbers into strings of binary data.

Memory This stores the program and data before the computer run begins. It also can store partial solutions during a computer run, similar to the way we use a scratchpad while working out a problem.

Control This is the computer's center of gravity, analogous to the conscious part of the mind. The control section directs the operation of all other sections. Like the conductor of an orchestra, it tells the other sections what to do and when to do it.

Arithmetic and logic This is the number-crunching section of the machine. It can also make logical decisions. With control telling it what to do and with memory feeding it data, the arithmetic-logic unit (ALU) grinds out answers to number and logic problems.

Output This passes answers and other processed data to the outside world. The output section usually includes a video display to allow the user to see the processed data.

Microprocessor

The control section and the ALU are often combined physically into a single unit called the *central processing unit* (CPU). Furthermore, it's convenient to combine the input and output sections into a single unit called the *inputoutput* (I/O) *unit*. In earlier computers, the CPU, memory, and I/O unit filled an entire room.

With the advent of integrated circuits, the CPU, memory, and I/O unit have shrunk dramatically. Nowadays the CPU can be fabricated on a single semiconductor chip called a *microprocessor*. In other words, a microprocessor is nothing more than a CPU on a chip.

Likewise, the I/O circuits and memory can be fabricated on chips. In this way, the computer circuits that once filled a room now fit on a few chips.

Microcomputer

As the name implies, a *microcomputer* is a small computer. More specifically, a microcomputer is a computer that uses a microprocessor for its CPU. The typical microcomputer has three kinds of chips: microprocessor (usually one chip), memory (several chips), and I/O (one or more chips).

If a small memory is acceptable, a manufacturer can fabricate all computer circuits on a single chip. For instance, the 8048 from Intel Corporation is a one-chip microcomputer with an 8-bit CPU, 1,088 bytes of memory, and 27 I/O lines.

Powers of 2

Microprocessor design started with 4-bit devices, then evolved to 8- and 16-bit devices. In our later discussions of microprocessors, powers of 2 keep coming up because of the binary nature of computers. For this reason, you should study Table 1-3. It lists the powers of 2 encountered in microcomputer analysis. As shown, the abbreviation K stands for 1,024 (approximately 1,000).† Therefore, 1K means 1,024, 2K stands for 2,048, 4K for 4,096, and so on.

Most personal microcomputers have 640K (or greater) memories that can store 655,360 bytes (or more).

TABLE 1-3. POWERS OF 2

Powers of 2	Decimal equivalent	Abbreviation
20	1	
21	2	
2^2	4	
2^{3}	8	
24	16	
25	32	
2^{6}	64	
2^{7}	128	
28	256	
29	512	
210	1,024	1K
211	2,048	2K
212	4,096	4 K .
213	8,192	8K
214	16,384	16K
215	32,768	32K
216	65,536	64K

[†] The abbreviations 1K, 2K, and so on, became established before K- for *kilo*- was in common use. Retaining the capital K serves as a useful reminder that K only approximates 1,000.

1-7 DECIMAL-TO-BINARY CONVERSION

Next, you need to know how to convert from decimal to binary. After you know how it's done, you will be able to understand how circuits can be built to convert decimal numbers into binary numbers.

Double-Dabble

Double-dabble is a way of converting any decimal number to its binary equivalent. It requires successive division by 2, writing down each quotient and its remainder. The remainders are the binary equivalent of the decimal number. The only way to understand the method is to go through an example, step by step.

Here is how to convert decimal 13 to its binary equivalent. Step 1. Divide 13 by 2, writing your work like this:

6 1
$$\rightarrow$$
 (first remainder)
2 $\sqrt{13}$

The quotient is 6 with a remainder of 1. Step 2. Divide 6 by 2 to get

$$3 \quad 0 \rightarrow \text{(second remainder)}$$

$$2 \overline{)6} \quad 1$$

$$2 \overline{)13}$$

This division gives 3 with a remainder of 0. Step 3. Again you divide by 2:

$$\begin{array}{ccc}
1 & 1 \rightarrow \text{ (third remainder)} \\
2 \overline{)3} & 0 \\
2 \overline{)6} & 1 \\
2 \overline{)13}
\end{array}$$

Here you get a quotient of 1 and a remainder of 1. Step 4. One more division by 2 gives

In this final division, 2 does not divide into 1; therefore, the quotient is 0 with a remainder of 1.

Whenever you arrive at a quotient of 0 with a remainder of 1, the conversion is finished. The remainders when read downward give the binary equivalent. In this example, binary 1101 is equivalent to decimal 13.

Double-dabble works with any decimal number. Progressively divide by 2, writing each quotient and its remainder. When you reach a quotient of 0 and a remainder of 1, you are finished; the remainders read downward are the binary equivalent of the decimal number.

Streamlined Double-Dabble

There's no need to keep writing down 2 before each division because you're always dividing by 2. From now on, here's how to show the conversion of decimal 13 to its binary equivalent:

$$\begin{array}{c|cccc}
0 & 1 \\
\hline
)1 & 1 \\
\hline
)3 & 0 \\
\hline
)6 & 1
\end{array}$$

$$2)13$$

EXAMPLE 1-4

Convert decimal 23 to binary.

SOLUTION

The first step in the conversion looks like this:

After all divisions, the finished work looks like this:

$$\begin{array}{cccc}
0 & 1 & \\
\hline
)1 & 0 & \\
\hline
)2 & 1 & \\
\hline
)5 & 1 & \\
\hline
)11 & 1 & \\
2 \overline{)23} & \\
\end{array}$$

This says that binary 10111 is equivalent to decimal 23.

1-8 HEXADECIMAL NUMBERS

Hexadecimal numbers are extensively used in microprocessor work. To begin with, they are much shorter than binary numbers. This makes them easy to write and remember. Furthermore, you can mentally convert them to binary form whenever necessary.

An Unusual Odometer

Hexadecimal means 16. The hexadecimal number system has a base or radix of 16. This means that it uses 16 digits to represent all numbers. The digits are 0 through 9, and A through F as follows: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F. Hexadecimal numbers are strings of these digits like 8A5, 4CF7, and EC58.

An easy way to understand hexadecimal numbers is to visualize a hexadecimal odometer. Each wheel has 16 digits on its circumference. As it turns, it displays 0 through 9 as before. But then, instead of resetting, it goes on to display A, B, C, D, E, and F.

The idea of reset and carry applies to a hexadecimal odometer. When a wheel turns from F back to 0, it forces the next higher wheel to advance by 1. In other words, when a wheel runs out of hexadecimal digits, it resets and carries.

If used in a car, a hexadecimal odometer would count as follows. When the car is new, the odometer shows all 0s:

0000 (zero)

The next 9 miles produce readings of

0001	(one)
0002	(two)
0003	(three)
0004	(four)
0005	(five)
0006	(six)
0007	(seven)
8000	(eight)
0009	(nine)

The next 6 miles give

000A	(ten)
000B	(eleven)
000C	(twelve)
000D	(thirteen)
000E	(fourteen)
000F	(fifteen)

At this point the least significant wheel has run out of digits. Therefore, the next mile forces a reset-and-carry to get

0010 (sixteen)

The next 15 miles produce these readings: 0011, 0012, 0013, 0014, 0015, 0016, 0017, 0018, 0019, 001A, 001B, 001C, 001D, 001E, and 001F. Once again, the least significant wheel has run out of digits. So, the next mile results in a reset-and-carry:

0020 (thirty-two)

Subsequent readings are 0021, 0022, 0023, 0024, 0025, 0026, 0027, 0028, 0029, 002A, 002B, 002C, 002D, 002E, and 002F

You should have the idea by now. Each mile advances the least significant wheel by 1. When this wheel runs out of hexadecimal digits, it resets and carries. And so on for the other wheels. For instance, if the odometer reading is

835F

the next reading is 8360. As another example, given

5FFF

the next hexadecimal number is 6000.

Equivalences

Table 1-4 shows the equivalences between hexadecimal, binary, and decimal digits. Memorize this table. It's essential that you be able to convert instantly from one system to another.

TABLE 1-4. EQUIVALENCES

Hexadecimal	Binary	Decimal
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
Α	1010	10
В	1011	11
С	1100	12
D	1101	13
E	1110	14
F	1111	15

1-9 HEXADECIMAL-BINARY CONVERSIONS

After you know the equivalences of Table 1-4, you can mentally convert any hexadecimal string to its binary equivalent and vice versa.

Hexadecimal to Binary

To convert a hexadecimal number to a binary number, convert each hexadecimal digit to its 4-bit equivalent, using Table 1-4. For instance, here's how 9AF converts to binary:

As another example, C5E2 converts like this:

$$\begin{array}{ccccc} C & 5 & E & 2 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ 1100 & 0101 & 1110 & 0010 \end{array}$$

Incidentally, for easy reading it's common practice to leave a space between the 4-bit strings. For example, instead of writing

$$C5E2_{16} = 11000101111100010_2$$

we can write

$$C5E2_{16} = 1100\ 0101\ 1110\ 0010_2$$

Binary to Hexadecimal

To convert in the opposite direction, from binary to hexadecimal, you again use Table 1-4. Here are two examples. The byte 1000 1100 converts as follows:

The 16-bit number 1110 1000 1101 0110 converts like this:

In both these conversions, we start with a binary number and wind up with the equivalent hexadecimal number.

EXAMPLE 1-5

Solve the following equation for x:

$$x_{16} = 1111 1111 1111 1111_2$$

SOLUTION

This is the same as asking for the hexadecimal equivalent of binary 1111 1111 1111 1111. Since hexadecimal F is equivalent to 1111, x = FFFF. Therefore,

$$FFFF_{16} = 1111 1111 1111 1111_2$$

EXAMPLE 1-6

As mentioned earlier, the memory contains thousands of registers (core or semiconductor) that store the program and data needed for a computer run. These memory registers are known as *memory locations*. A typical microcomputer may have up to 65,536 memory locations, each storing 1 byte.

Suppose the first 16 memory locations contain these bytes:

0011 1100
1100 1101
0101 0111
0010 1000
1111 0001
0010 1010
1101 0100
0100 0000
0111 0111
1100 0011
1000 0100
0010 1000
0010 0001
0011 1010
0011 1110
0001 1111

Convert these bytes to their hexadecimal equivalents.

SOLUTION

Here are the stored bytes and their hexadecimal equivalents:

Memory Contents	Hex Equivalents
0011 1100	3C
1100 1101	CD
0101 0111	57
0010 1000	28
1111 0001	F1

0010 1010	2A
1101 0100	D4
0100 0000	40
0111 0111	77
1100 0011	C3
1000 0100	84
0010 1000	28
0010 0001	21
0011 1010	3A
0011 1110	3E
0001 1111	1 F

What's the point of this example? When talking about the contents of a computer memory, we can use either binary numbers or hexadecimal numbers. For instance, we can say that the first memory location contains 0011 1100, or we can say that it contains 3C. Either string gives the same information. But notice how much easier it is to say, write, and think 3C than it is to say, write, and think 0011 1100. In other words, hexadecimal strings are much easier for people to work with. This is why everybody working with microprocessors uses hexadecimal notation to represent particular bytes.

What we have just done is known as *chunking*, replacing longer strings of data with shorter ones. At the first memory location we chunk the digits 0011 1100 into 3C. At the second memory location we chunk the digits 1100 1101 into CD, and so on.

EXAMPLE 1-7

The typical microcomputer has a typewriter keyboard that allows you to enter programs and data; a video screen displays answers and other information.

Suppose the video screen of a microcomputer displays the hexadecimal contents of the first eight memory locations as

> A7 28 C3 19 5A 4D 2C F8

What are the binary contents of the memory locations?

SOLUTION

Convert from hexadecimal to binary to get

1010 0111 0010 1000

1100	0011
0001	1001
0101	1010
0100	1101
0010	1100
1111	1000

The first memory location stores the byte 1010 0111, the second memory location stores the byte 0010 1000, and so on.

This example emphasizes a widespread industrial practice. Microcomputers are programmed to display chunked data, often hexadecimal. The user is expected to know hexadecimal-binary conversions. In other words, a computer manufacturer assumes that you know that A7 represents 1010 0111, 28 stands for 0010 1000, and so on.

One more point. Notice that each memory location in this example stores 1 byte. This is typical of first-generation microcomputers because they use 8-bit microprocessors.

1-10 HEXADECIMAL-TO-DECIMAL CONVERSION

You often need to convert a hexadecimal number to its decimal equivalent. This section discusses methods for doing it.

Hexadecimal to Binary to Decimal

One way to convert from hexadecimal to decimal is the two-step method of converting from hexadecimal to binary and then from binary to decimal. For instance, here's how to convert hexadecimal 3C to its decimal equivalent.

Step 1. Convert 3C to its binary equivalent:



Step 2. Convert 0011 1100 to its decimal equivalent:

Therefore, decimal 60 is equivalent to hexadecimal 3C. As an equation,

$$3C_{16} = 0011 \ 1100_2 = 60_{10}$$

Positional-Notation Method

Positional notation is also used with hexadecimal numbers because each digit position has a weight. Since 16 digits are used, the weights are the powers of 16. As shown in




Fig. 1-6 Hexadecimal weights.

the hexadecimal odometer of Fig. 1-6, the weights are 16°, 16¹, 16², and 16³. If longer hexadecimal numbers are involved, the weights continue in ascending powers of 16.

The decimal equivalent of a hexadecimal string equals the sum of all hexadecimal digits multiplied by their weights. (In processing hexadecimal digits A through F, use 10 through 15.) For instance, the hexadecimal reading of Fig. 1-6 has a decimal equivalent of

$$(F \times 16^3) + (8 \times 16^2) + (E \times 16^1) + (6 \times 16^0)$$

$$= (15 \times 16^3) + (8 \times 16^2) + (14 \times 16^1) + (6 \times 16^0)$$

$$= 61,440 + 2,048 + 224 + 6$$

$$= 63,718$$

In other words,

$$F8E6_{16} = 63,718_{10}$$




Fig. 1-7 (a) First 16 words in memory; (b) 64K memory.

Memory Locations and Addresses

If a certain microcomputer has 64K memory, meaning 65,536 memory locations, each is able to store 1 byte. The different memory locations are identified by hexadecimal numbers called *addresses*. For instance, Fig. 1-7a shows the first 16 memory locations; their addresses are from 0000 to 000F.

The address of a memory location is different from its stored contents, just as a house address is different from the people living in the house. Figure 1-7a emphasizes the point. At address 0000 the stored contents are 3C (equivalent to 0011 1100). At address 0001 the stored contents are CD, at address 0002 the stored contents are 57, and so on.

Figure 1-7b shows how to visualize a 64K memory. The first address is 0000, and the last is FFFF.

Table of Binary-Hexadecimal-Decimal Equivalents

A 64K memory has 65,536 hexadecimal addresses from 0000 to FFFF. The equivalent binary addresses are from

0000 0000 0000 0000

to

1111 1111 1111 1111

The first 8 bits are called the *upper byte* (UB); the second 8 bits are the *lower byte* (LB). If you have to do a lot of binary-hexadecimal-decimal conversions, use the table of equivalents in Appendix 2, which shows all the values for a 64K memory.

Appendix 2 has four headings: binary, hexadecimal, UB decimal, and LB decimal. Given a 16-bit address, you convert the upper byte to its decimal equivalent (UB decimal), the lower byte to its decimal equivalent (LB decimal), and then add the two decimal equivalents. For instance, suppose you want to convert

to its decimal equivalent. The upper byte is 1101 0111, or hexadecimal D7; the lower byte is 1010 0010, or A2. Using Appendix 2, find D7 and its UB decimal equivalent

$$D7 \to 55,040$$

Next, find A2 and its LB decimal equivalent

$$A2 \rightarrow 162$$

Add the UB and LB decimal equivalents to get

$$55,040 + 162 = 55,202$$

This is the decimal equivalent of hexadecimal D7A2 or binary 1101 0111 1010 0010.

Once familiar with Appendix 2, you will find it enormously helpful. It is faster, more accurate, and less tiring than other methods. The only calculation required is adding the UB and LB decimal, easily done mentally, with pencil and paper, or if necessary, on a calculator. Furthermore, if you are interested in converting only the lower byte, no calculation is required, as shown in the next example.

EXAMPLE 1-8

Convert hexadecimal 7E to its decimal equivalent.

SOLUTION

When converting only a single byte, all you are dealing with is the lower byte. With Appendix 2, look up 7E and its LB decimal equivalent to get

$$7E \rightarrow 126$$

In other words, Appendix 2 can be used to convert single bytes to their decimal equivalents (LB decimal) or double bytes to their decimal equivalents (UB decimal + LB decimal).

1-11 DECIMAL-TO-HEXADECIMAL CONVERSION

One way to perform decimal-to-hexadecimal conversion is to go from decimal to binary then to hexadecimal. Another way is *hex-dabble*. The idea is to divide successively by 16, writing down the remainders. (Hex-dabble is like double-dabble except that 16 is used for the divisor instead of 2.)

Here's an example of how to convert decimal 2,479 into hexadecimal form. The first division is

The next step is

The final step is

Notice how similar hex-dabble is to double-dabble. Also, remainders greater than 9 have to be changed to hexadecimal digits (10 becomes A, 15 becomes F, etc.).

If you prefer, use Appendix 2 to look up the decimalhexadecimal equivalents. The next two examples show how.

EXAMPLE 1-9

Convert decimal 141 to hexadecimal.

SOLUTION

Whenever the decimal number is between 0 and 255, all you have to do is look up the decimal number and its hexadecimal equivalent. With Appendix 2, you can see at a glance that

EXAMPLE 1-10

Convert decimal 36,020 to its hexadecimal equivalent.

SOLUTION

If the decimal number is between 256 and 65,535, you need to proceed as follows. First, locate the largest UB decimal that is less than 36,020. In Appendix 2, the largest UB decimal is

$$UB decimal = 35.840$$

which has a hexadecimal equivalent of

$$8C \leftarrow 35,840$$

This is the upper byte.

Next, subtract the UB decimal from the original decimal number:

$$36,020 - 35,840 = 180$$

The difference 180 has a hexadecimal equivalent

This is the lower byte.

By combining the upper and lower bytes, we get the complete answer: 8CB4. This is the hexadecimal equivalent of 36,020.

After a little practice, you will find Appendix 2 to be one of the fastest methods of decimal-hexadecimal conversion.

1-12 BCD NUMBERS

A *nibble* is a string of 4 bits. *Binary-coded-decimal* (BCD) numbers express each decimal digit as a nibble. For instance, decimal 2,945 converts to a BCD number as follows:

As you see, each decimal digit is coded as a nibble. Here's another example: 9,863₁₀ converts like this:

Therefore, 1001 1000 0110 0011 is the BCD equivalent of $9,863_{10}$.

The reverse conversion is similar. For instance, 0010 1000 0111 0100 converts as follows:

0010	1000	0111	0100
\downarrow	\downarrow	\downarrow	\downarrow
2	8	7	4

Applications

BCD numbers are useful wherever decimal information is transferred into or out of a digital system. The circuits inside pocket calculators, for example, can process BCD numbers because you enter decimal numbers through the keyboard and see decimal answers on the LED or liquid-crystal display. Other examples of BCD systems are electronic counters, digital voltmeters, and digital clocks; their circuits can work with BCD numbers.

BCD Computers

BCD numbers have limited value in computers. A few early computers processed BCD numbers but were slower and more complicated than binary computers. As previously mentioned, a computer is more than a number cruncher because it must handle names and other nonnumeric data. In other words, a modern computer must be able to process *alphanumerics* (alphabet letters, numbers, and other symbols). This why modern computers have CPUs that process binary numbers rather than BCD numbers.

Comparison of Number Systems

Table 1-5 shows the four number systems we have discussed. Each number system uses strings of digits to represent quantity. Above 9, equivalent strings appear different. For instance, decimal string 128, hexadecimal string 80, binary string 1000 0000, and BCD string 0001 0010 1000 are equivalent because they represent the same number of pebbles.

Machines have to use long strings of binary or BCD numbers, but people prefer to chunk the data in either decimal or hexadecimal form. As long as we know how to

TABLE 1-5. NUMBER SYSTEMS

Decimal	Hexadecimal	Binary	BCD
0	0	0000 0000	0000 0000 0000
1	1	0000 0001	0000 0000 0001
2	2	0000 0010	0000 0000 0010
3	3	0000 0011	0000 0000 0011
4	4	0000 0100	0000 0000 0100
5	5	0000 0101	0000 0000 0101
6	6	0000 0110	0000 0000 0110
7	7	0000 0111	0000 0000 0111
8	8	0000 1000	0000 0000 1000
9	9	0000 1001	0000 0000 1001
10	Α	0000 1010	0000 0001 0000
11	В	0000 1011	0000 0001 0001
12	C	0000 1100	0000 0001 0010
13	D	0000 1101	0000 0001 0011
14	${f E}$	0000 1110	0000 0001 0100
15	F	0000 1111	0000 0001 0101
16	10	0001 0000	0000 0001 0110
32	20	0010 0000	0000 0011 0010
64	40	0100 0000	0000 0110 0100
128	80	1000 0000	0001 0010 1000
255	FF	1111 1111	0010 0101 0101

convert from one number system to the next, we can always get back to the ultimate meaning, which is the number of pebbles being represented.

1-13 THE ASCII CODE

To get information into and out of a computer, we need to use numbers, letters, and other symbols. This implies some kind of alphanumeric code for the I/O unit of a computer. At one time, every manufacturer had a different code, which led to all kinds of confusion. Eventually, industry settled on an input-output code known as the *American Standard Code for Information Interchange* (abbreviated ASCII). This code allows manufacturers to standardize I/O hardware such as keyboards, printers, video displays, and so on.

The ASCII (pronounced ask'-ee) code is a 7-bit code whose format (arrangement) is

$$X_6X_5X_4X_3X_2X_1X_0$$

where each X is a 0 or a 1. For instance, the letter A is coded as

1000001

Sometimes, a space is inserted for easier reading:

100 0001

TABLE 1-6. THE ASCII CODE

VVVV	$X_6X_5X_4$					
$X_3X_2X_1X_0$	010	011	100	101	110	111
0000	SP	0	@	P		p
0001	!	1	Α	Q	a	q
0010	"	2	В	R	b	r
0011	#	3	C	S	c	s
0100	\$	4	D	T	d	t
0101	%	5	E	U	e	u
0110	&	6	F	V	f	v
0111	,	7	G	\mathbf{W}	g	w
1000	(8	Н	X	h	x
1001)	9	I	Y	i	у
1010	*	:	J	Z	j	Z
1011	+	;	K		k	
1100	,	<	L		1	
1101	_	=	M		m	
1110	•	>	N		n	
1111	/	?	О		o	

Table 1-6 shows the ASCII code. Read the table the same as a graph. For instance, the letter A has an $X_6X_5X_4$ of 100 and an $X_3X_2X_1X_0$ of 0001. Therefore, its ASCII code is

100 0001 (A)

Table 1-6 includes the ASCII code for lowercase letters. The letter a is coded as

110 0001 (a)

More examples are

110 0010	(b)
110 0011	(c)
110 0100	(d)

and so on.

Also look at the punctuation and mathematical symbols. Some examples are

010 0100	(\$)
010 1011	(+)
011 1101	(=)

In Table 1-6, SP stands for space (blank). Hitting the space bar of an ASCII keyboard sends this into a microcomputer:

EXAMPLE 1-11

With an ASCII keyboard, each keystroke produces the ASCII equivalent of the designated character. Suppose you type

PRINT X

What is the output of an ASCII keyboard?

SOLUTION

P (101 0000), R (101 0010), I (100 1001), N (100 1110), T (101 0100), space (010 0000), X (101 1000).

GLOSSARY

address Each memory location has an address, analogous to a house address. Using addresses, we can tell the computer where desired data is stored.

alphanumeric Letters, numbers, and other symbols.

base The number of digits (basic symbols) in a number system. Decimal has a base of 10, binary a base of 2, and hexadecimal a base of 16. Also called the radix.

bit An abbreviation for binary digit.

byte A string of 8 bits. The byte is the basic unit of binary information. Most computers process data with a length of 8 bits or some multiple of 8 bits.

central processing unit The control section and the arithmetic-logic section. Abbreviated CPU.

chip An integrated circuit.

chunking Replacing a longer string by a shorter one.

data Names, numbers, and any other information needed to solve a problem.

digital Pertains to anything in the form of digits, for example, digital data.

hardware The electronic, magnetic, and mechanical devices used in a computer.

hexadecimal A number system with a base of 16. Hexadecimal numbers are used in microprocessor work.

input-output Abbreviated I/O. The input and output sections of a computer are often lumped into one unit known as the I/O unit.

microcomputer A computer that uses a microprocessor for its central processing unit (CPU).

microprocessor A CPU on a chip. It contains the control and arithmetic-logic sections. Sometimes abbreviated MPU (microprocessor unit).

nibble A string of 4 bits. Half of a byte.

program A sequence of instructions that tells the computer how to process the data. Also known as software.

register A group of electronic, magnetic, or mechanical devices that store digital data.

software Programs.

string A group of digits or other symbols.

SELF-TESTING REVIEW

	each of the following and provide the missing words. vers appear at the beginning of the next question.		(4,096, 65,536) The hexadecimal number system is widely used in analyzing and programming
1.	Dinomy moons		The hexadecimal digits are 0 to 9 and A to
1.	Binary means Binary numbers have a		The main advantage of hexadecimal numbers is the
	base of 2. The digits used in a binary number	(ease of conversion from hexadecimal to
2	system are and	;	and vice versa.
2.	(two; 0, 1) Names, numbers, and other information	8. ((microprocessors, F, binary) A typical microcom-
	needed to solve a problem are called		puter may have up to 65,536 registers in its mem-
	The is a sequence of instructions that		ory. Each of these registers, usually called a
•	tells the computer how to process the data.		stores 1 byte. Such a memory is specified as a 64-
3.	(data, program) Computer ICs work reliably be-		kilobyte memory, or simply a memory.
	cause they are based on design. When		(memory location, 64K) Binary-coded-decimal
	a transistor is cut off or saturated, transistor		
	have almost no effect.		(BCD) numbers express each decimal digit as a
4.	(two-state, variations) A is a group of		BCD numbers are useful whenever in-
	devices that store digital data is an		formation is transferred into or out of a digital
	abbreviation for binary digit. A byte is a string of		system. Equipment using BCD numbers includes
	bits.	Ī	pocket calculators, electronic counters, and digital
5.	(register, Bit, 8) The control and arithmetic-logic	7	voltmeters.
••	sections are called the (CPU). A micro-		(nibble, decimal) The ASCII code is a 7-bit code
	processor is a CPU on a chip. A microcomputer		for (letters, numbers, and other sym-
	is a computer that uses a for its CPU.	l	bols).
6.	(central processing unit, microprocessor) The ab-	11. ((alphanumerics) With the typical microcomputer,
0.	breviation K indicates units of approximately 1,000		you enter the program and data with typewriter
			keyboard that converts each character into ASCII
	or precisely 1,024. Therefore, 1K means 1,024, 2K		code.
	means 2,048, 4K means, and 64K		
	means		
<u> </u>		LEMS	
1-1.	PROB How many bytes are there in each of these num-	LEMS	
1-1.	PROB How many bytes are there in each of these numbers?		An 8-bit LED display.
1-1.	How many bytes are there in each of these numbers? a. 1100 0101		An 8-bit LED display.
1-1.	PROB How many bytes are there in each of these numbers? a. 1100 0101 b. 1011 1001 0110 1110	Fig. 1-	
	PROB How many bytes are there in each of these numbers? a. 1100 0101 b. 1011 1001 0110 1110 c. 1111 1011 0111 0100 1010	Fig. 1-	Figure 1-8 shows an 8-bit LED display. A light
1-1.	How many bytes are there in each of these numbers? a. 1100 0101 b. 1011 1001 0110 1110 c. 1111 1011 0111 0100 1010 What are the equivalent decimal numbers for each	Fig. 1-	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a
	How many bytes are there in each of these numbers? a. 1100 0101 b. 1011 1001 0110 1110 c. 1111 1011 0111 0100 1010 What are the equivalent decimal numbers for each of the following binary numbers: 10, 110, 111,	Fig. 1-	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What
1-2.	How many bytes are there in each of these numbers? a. 1100 0101 b. 1011 1001 0110 1110 c. 1111 1011 0111 0100 1010 What are the equivalent decimal numbers for each of the following binary numbers: 10, 110, 111, 1011, 1100, and 1110?	Fig. 1-	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What is the binary number being displayed? The deci-
	How many bytes are there in each of these numbers? a. 1100 0101 b. 1011 1001 0110 1110 c. 1111 1011 0111 0100 1010 What are the equivalent decimal numbers for each of the following binary numbers: 10, 110, 111, 1011, 1100, and 1110? What is the base for each of these numbers?	Fig. 1-4	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What is the binary number being displayed? The decimal equivalent?
1-2.	How many bytes are there in each of these numbers? a. 1100 0101 b. 1011 1001 0110 1110 c. 1111 1011 0111 0100 1010 What are the equivalent decimal numbers for each of the following binary numbers: 10, 110, 111, 1011, 1100, and 1110? What is the base for each of these numbers? a. 348 ₁₀	Fig. 1-	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What is the binary number being displayed? The decimal equivalent? Convert the following binary numbers to decimal
1-2.	How many bytes are there in each of these numbers? a. 1100 0101 b. 1011 1001 0110 1110 c. 1111 1011 0111 0100 1010 What are the equivalent decimal numbers for each of the following binary numbers: 10, 110, 111, 1011, 1100, and 1110? What is the base for each of these numbers? a. 348 ₁₀ b. 1100 0101 ₂	Fig. 1-4	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What is the binary number being displayed? The decimal equivalent? Convert the following binary numbers to decimal numbers:
1-2.	How many bytes are there in each of these numbers? a. 1100 0101 b. 1011 1001 0110 1110 c. 1111 1011 0111 0100 1010 What are the equivalent decimal numbers for each of the following binary numbers: 10, 110, 111, 1011, 1100, and 1110? What is the base for each of these numbers? a. 348 ₁₀ b. 1100 0101 ₂ c. 2312 ₅	Fig. 1-7.	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What is the binary number being displayed? The decimal equivalent? Convert the following binary numbers to decimal numbers: a. 00111
1-2.	How many bytes are there in each of these numbers? a. 1100 0101 b. 1011 1001 0110 1110 c. 1111 1011 0111 0100 1010 What are the equivalent decimal numbers for each of the following binary numbers: 10, 110, 111, 1011, 1100, and 1110? What is the base for each of these numbers? a. 348 ₁₀ b. 1100 0101 ₂	Fig. 1-7.	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What is the binary number being displayed? The decimal equivalent? Convert the following binary numbers to decimal numbers: a. 00111 b. 11001
1-2.	How many bytes are there in each of these numbers? a. 1100 0101 b. 1011 1001 0110 1110 c. 1111 1011 0111 0100 1010 What are the equivalent decimal numbers for each of the following binary numbers: 10, 110, 111, 1011, 1100, and 1110? What is the base for each of these numbers? a. 348 ₁₀ b. 1100 0101 ₂ c. 2312 ₅	Fig. 1-7.	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What is the binary number being displayed? The decimal equivalent? Convert the following binary numbers to decimal numbers: a. 00111 b. 11001 c. 10110
1-2.	How many bytes are there in each of these numbers? a. 1100 0101 b. 1011 1001 0110 1110 c. 1111 1011 0111 0100 1010 What are the equivalent decimal numbers for each of the following binary numbers: 10, 110, 111, 1011, 1100, and 1110? What is the base for each of these numbers? a. 348 ₁₀ b. 1100 0101 ₂ c. 2312 ₅ d. F4C3 ₁₆	Fig. 1-7.	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What is the binary number being displayed? The decimal equivalent? Convert the following binary numbers to decimal numbers: a. 00111 b. 11001 c. 10110 d. 11110
1-2.	How many bytes are there in each of these numbers? a. 1100 0101 b. 1011 1001 0110 1110 c. 1111 1011 0111 0100 1010 What are the equivalent decimal numbers for each of the following binary numbers: 10, 110, 111, 1011, 1100, and 1110? What is the base for each of these numbers? a. 348 ₁₀ b. 1100 0101 ₂ c. 2312 ₅ d. F4C3 ₁₆	Fig. 1-7.	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What is the binary number being displayed? The decimal equivalent? Convert the following binary numbers to decimal numbers: a. 00111 b. 11001 c. 10110
1-2.	How many bytes are there in each of these numbers? a. 1100 0101 b. 1011 1001 0110 1110 c. 1111 1011 0111 0100 1010 What are the equivalent decimal numbers for each of the following binary numbers: 10, 110, 111, 1011, 1100, and 1110? What is the base for each of these numbers? a. 348 ₁₀ b. 1100 0101 ₂ c. 2312 ₅ d. F4C3 ₁₆ Write the equation	Fig. 1-7.	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What is the binary number being displayed? The decimal equivalent? Convert the following binary numbers to decimal numbers: a. 00111 b. 11001 c. 10110 d. 11110
1-2.	How many bytes are there in each of these numbers? a. $1100\ 0101$ b. $1011\ 1001\ 0110\ 1110$ c. $1111\ 1011\ 0111\ 0100\ 1010$ What are the equivalent decimal numbers for each of the following binary numbers: $10,\ 110,\ 111,\ 1011,\ 1100,\ and\ 1110?$ What is the base for each of these numbers? a. 348_{10} b. $1100\ 0101_2$ c. 2312_5 d. $F4C3_{16}$ Write the equation $2+2=4$ using binary numbers.	Fig. 1-4 1-7. 1-8.	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What is the binary number being displayed? The decimal equivalent? Convert the following binary numbers to decimal numbers: a. 00111 b. 11001 c. 10110 d. 11110 Solve the following equation for x : $x_{10} = 11001001_2$
1-2. 1-3.	How many bytes are there in each of these numbers? a. $1100\ 0101$ b. $1011\ 1001\ 0110\ 1110$ c. $1111\ 1011\ 0111\ 0100\ 1010$ What are the equivalent decimal numbers for each of the following binary numbers: 10, 110, 111, 1011, 1100, and 1110? What is the base for each of these numbers? a. 348_{10} b. $1100\ 0101_2$ c. 2312_5 d. $F4C3_{16}$ Write the equation $2 + 2 = 4$ using binary numbers. What is the decimal equivalent of 2^{10} ? What does	Fig. 1-7.	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What is the binary number being displayed? The decimal equivalent? Convert the following binary numbers to decimal numbers: a. 00111 b. 11001 c. 10110 d. 11110 Solve the following equation for x : $x_{10} = 11001001_2$ An 8-bit transistor register has this output:
1-2. 1-3.	How many bytes are there in each of these numbers? a. $1100\ 0101$ b. $1011\ 1001\ 0110\ 1110$ c. $1111\ 1011\ 0111\ 0100\ 1010$ What are the equivalent decimal numbers for each of the following binary numbers: 10 , 110 , 111 , 1011 , 1100 , and 1110 ? What is the base for each of these numbers? a. 348_{10} b. $1100\ 0101_2$ c. 2312_5 d. $F4C3_{16}$ Write the equation $2 + 2 = 4$ using binary numbers. What is the decimal equivalent of 2^{10} ? What does $4K$ represent? Express 8 , 192 in K units.	Fig. 1-4 1-7. 1-8.	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What is the binary number being displayed? The decimal equivalent? Convert the following binary numbers to decimal numbers: a. 00111 b. 11001 c. 10110 d. 11110 Solve the following equation for x : $x_{10} = 11001001_2$
1-2. 1-3. 1-4.	How many bytes are there in each of these numbers? a. $1100\ 0101$ b. $1011\ 1001\ 0110\ 1110$ c. $1111\ 1011\ 0111\ 0100\ 1010$ What are the equivalent decimal numbers for each of the following binary numbers: 10, 110, 111, 1011, 1100, and 1110? What is the base for each of these numbers? a. 348_{10} b. $1100\ 0101_2$ c. 2312_5 d. $F4C3_{16}$ Write the equation $2 + 2 = 4$ using binary numbers. What is the decimal equivalent of 2^{10} ? What does	Fig. 1-4 1-7. 1-8.	Figure 1-8 shows an 8-bit LED display. A light circle means that a LED is ON (binary 1) and a dark circle means a LED is OFF (binary 0). What is the binary number being displayed? The decimal equivalent? Convert the following binary numbers to decimal numbers: a. 00111 b. 11001 c. 10110 d. 11110 Solve the following equation for x : $x_{10} = 11001001_2$ An 8-bit transistor register has this output:

stored?




Fig. 1-9 An 8-bit core register.

1-11. In Fig. 1-9 clockwise flux stands for binary 1 and counterclockwise flux for binary 0. What is the binary number stored in the 8-bit core register? Convert this byte to an equivalent decimal number.




Fig. 1-10 A 5-bit switch register.



- 1-12. Figure 1-10 shows a 5-bit switch register. By opening and closing the switches you can set up different binary numbers. As usual, high output voltage stands for binary 1 and low output voltage for binary 0. What is the binary number stored in the switch register? The equivalent decimal number?
- **1-13.** Convert decimal 56 to its binary equivalent.
- **1-14.** Convert 72_{10} to a binary number.
- **1-15.** An 8-bit transistor register stores decimal 150. What is the binary output of the register?
- **1-16.** How would you set the switches of Fig. 1-10 to get a decimal output of 27?
- **1-17.** A hexadecimal odometer displays F52A. What are the next six readings?
- **1-18.** The reading on a hexadecimal odometer is 27FF. What is the next reading? Miles later, you see a reading of 8AFC. What are the next six readings?
- **1-19.** Convert each of the following hexadecimal numbers to binary:
 - a. FF
 - b. ABC
 - c. CD42
 - d. F329
- **1-20.** Convert each of these binary numbers to an equivalent hexadecimal number:
 - a. 1110 1000
 - b. 1100 1011
 - c. 1010 1111 0110
 - d. 1000 1011 1101 0110

1-21. Here is a program written for the 8085 microprocessor:

Address	Hex Contents
2000	3E 1/1/2
2001	0E
2002	D3
2003	20
2004	76


Convert the hex contents to equivalent binary numbers.

- **1-22.** Convert each of these hexadecimal numbers to its decimal equivalent:
 - a. FF
 - b. A4
 - c. 9B
 - d. 3C
- **1-23.** Convert the following hexadecimal numbers to their decimal equivalents:
 - a. 0FFF
 - b. 3FFF
 - c. 7FE4
 - d. B3D8
- 1-24. A microcomputer has memory locations from 0000 to 0FFF. Each memory location stores 1 byte. In decimal, how many bytes can the microcomputer store in its memory? How many kilobytes is this?
- **1-25.** Suppose a microcomputer has memory locations from 0000 to 3FFF, each storing 1 byte. How

- many bytes can the memory store? Express this in kilobytes.
- **1-26.** A microcomputer has a 32K memory. How many bytes does this represent? If 0000 stands for the first memory location, what is the hexadecimal notation for the last memory location?
- **1-27.** If a microcomputer has a 64K memory, what are the hexadecimal notations for the first and last memory locations?
- **1-28.** Convert the following decimal numbers to hexadecimal:
 - a. 4,095
 - b. 16,383
 - c. 32,767
 - d. 65,535
- **1-29.** Convert each of the following decimal numbers to hexadecimal numbers:
 - a. 238
 - b. 7,547
 - c. 15,359
 - d. 47,285
- **1-30.** How many nibbles are there in each of the following:
 - a. 1000 0111
 - b. 1001 0000 0100 0011
 - c. 0101 1001 0111 0010 0110 0110

- **1-31.** If the numbers in Prob. 1-30 are BCD numbers, what are the equivalent decimal numbers?
- 1-32. What is the ASCII code for each of the following:
 - a. /
 - b. W
 - c. f
 - d. y
- **1-33.** Suppose you type LIST with an ASCII keyboard. What is the binary output as you strike each letter?
- **1-34.** For each of the following rows, provide the missing numbers in the bases indicated.

		,
Base 2	Base 10	Base 16
0100 0001		
	200	,
		3CD
	125	
1101 1110 1111		
		FFFF
	2,000	



GATES

For centuries mathematicians felt there was a connection between mathematics and logic, but no one before George Boole could find this missing link. In 1854 he invented symbolic logic, known today as *boolean algebra*. Each variable in boolean algebra has either of two values: true or false. The original purpose of this two-state algebra was to solve logic problems.

Boolean algebra had no practical application until 1938, when Claude Shannon used it to analyze telephone switching circuits. He let the variables represent closed and open relays. In other words, Shannon came up with a new application for boolean algebra. Because of Shannon's work, engineers realized that boolean algebra could be applied to computer electronics.

This chapter introduces the *gate*, a circuit with one or more input signals but only one output signal. Gates are digital (two-state) circuits because the input and output signals are either low or high voltages. Gates are often called *logic circuits* because they can be analyzed with boolean algebra.

2-1 INVERTERS

An *inverter* is a gate with only one input signal and one output signal; the output state is always the opposite of the input state.

Transistor Inverter

Figure 2-1 shows a transistor inverter. This common-emitter amplifier switches between cutoff and saturation. When $V_{\rm IN}$ is low (approximately 0 V), the transistor cuts off and $V_{\rm OUT}$ is high. On the other hand, a high $V_{\rm IN}$ saturates the transistor, forcing $V_{\rm OUT}$ to go low.

Table 2-1 summarizes the operation. A low input produces a high output, and a high input results in a low output. Table 2-2 gives the same information in binary form; binary 0 stands for low voltage and binary 1 for high voltage.

An inverter is also called a NOT gate because the output is not the same as the input. The output is sometimes called the *complement* (opposite) of the input.




Fig. 2-1 Example of inverter design.

TABLE 2-1

$V_{ m IN}$	$V_{ m OUT}$
Low High	High Low

TABLE 2-2

$V_{ m IN}$	$V_{ m OUT}$
0	1
1	0




Fig. 2-2 Logic symbols: (*a*) inverter; (*b*) another inverter symbol; (*c*) double inverter; (*d*) buffer.

Inverter Symbol

Figure 2-2a is the symbol for an inverter of any design. Sometimes a schematic diagram will use the alternative symbol shown in Fig. 2-2b; the bubble (small circle) is on

the input side. Whenever you see either of these symbols, remember that the output is the complement of the input.

Noninverter Symbol

If you cascade two inverters (Fig. 2-2c), you get a noninverting amplifier. Figure 2-2d is the symbol for a noninverting amplifier. Regardless of the circuit design, the action is always the same: a low input voltage produces a low output voltage, and a high input voltage results in a high output voltage.

The main use of noninverting amplifier is buffering (isolating) two other circuits. More will be said about buffers in a later chapter.

EXAMPLE 2-1




Fig. 2-3 Example 2-1.

Figure 2-3a has an output, A to F, of 100101. Show how to complement each bit.

SOLUTION

Easy. Use an inverter on each signal line (Fig. 2-3b). The final output is now 011010.

A hex inverter is a commercially available IC containing six separate inverters. Given a 6-bit register like Fig. 2-3a, we can connect a hex inverter to complement each bit as shown in Fig. 2-3b.

One more point. In Fig. 2-3a the bits may represent a coded instruction, number, letter, etc. To convey this variety of meaning, a string of bits is often called a binary word or simply a *word*. In Fig. 2-3b the word 100101 is complemented to get the word 011010.

2-2 OR GATES

The OR gate has two or more input signals but only one output signal. If any input signal is high, the output signal is high.




Fig. 2-4 A 2-input diode or gate.

Diode or Gate

Figure 2-4 shows one way to build an OR gate. If both inputs are low, the output is low. If either input is high, the diode with the high input conducts and the output is high. Because of the two inputs, we call this circuit a 2-input OR gate.

Table 2-3 summarizes the action; binary 0 stands for low voltage and binary 1 for high voltage. Notice that one or more high inputs produce a high output; this is why the circuit is called an OR gate.




Fig. 2-5 A 3-input diode OR gate.

More than Two Inputs

Figure 2-5 shows a 3-input OR gate. If all inputs are low, all diodes are off and the output is low. If 1 or more inputs are high, the output is high.

Table 2-4 summarizes the action. A table like this is called a *truth table*; it lists all the input possibilities and the corresponding outputs. When constructing a truth table, always list the input words in a binary progression as shown (000, 001, 010, . . . , 111); this guarantees that all input possibilities will be accounted for.

An OR gate can have as many inputs as desired; add one diode for each additional input. Six diodes result in a 6-

TABLE 2-3. TWO INPUT OR GATE

A	В	Y
0	0	0
0	1	1
1	0	1
1	1	1

TABLE 2-4. THREE-INPUT OR GATE

A	В	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

input OR gate, nine diodes in a 9-input OR gate. No matter how many inputs, the action of any OR gate is summarized like this: one or more high inputs produce a high output.

Bipolar transistors and MOSFETs can also be used to build OR gates. But no matter what devices are used, OR gates always produce a high output when one or more inputs are high. Figure 2-6 shows the logic symbols for 2-, 3-, and 4-input OR gates.




Fig. 2-6 OR-gate symbols.

EXAMPLE 2-2

Show the truth table of a 4-input OR gate.

SOLUTION

Let Y stand for the output bit and A, B, C, D for input bits. Then the truth table has input words of 0000, 0001, 0010, . . . , 1111, as shown in Table 2-5. As expected, output Y is 0 for input word 0000; Y is 1 for all other input words.

As a check, the number of input words in a truth table always equals 2^n , where n is the number of input bits. A 2-input OR gate has a truth table with 2^2 or 4 input words; a 3-input OR gate has 2^3 or 8 input words; and a 4-input OR gate has 2^4 or 16 input words.

TABLE 2-5. FOUR-INPUT OR GATE

A	В	С	D	Y
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

\$ 9 1 Thay

EXAMPLE 2-3

How many inputs words are in the truth table of an 8-input OR gate? Which input words produce a high output?

SOLUTION

The input words are 0000 0000, 0000 0001, ..., 1111 1111. With the formula of the preceding example, the total number of input words is $2^n = 2^8 = 256$.

In any OR gate, 1 or more high inputs produce a high output. Therefore, the input word of 0000 0000 results in a low output; all other input words produce a high output.

EXAMPLE 2-4




Fig. 2-7 Decimal-to-binary encoder.

The switches of Fig. 2-7 are push-button switches like those of a pocket calculator. The bits out of the OR gates form a 4-bit word, designated $Y_3Y_2Y_1Y_0$. What does the circuit do?

SOLUTION

Figure 2-7 is a decimal-to-binary *encoder*, a circuit that converts decimal to binary. For instance, when push button 3 is pressed, the Y_1 and Y_0 OR gates have high inputs; therefore, the output word is

$$Y_3Y_2Y_1Y_0 = 0011$$

If button 5 is keyed, the Y_2 and Y_0 OR gates have high inputs and the output word becomes

$$Y_3Y_2Y_1Y_0 = 0101$$

When switch 9 is pressed,

$$Y_3Y_2Y_1Y_0 = 1001$$

Check the other input switches to convince yourself that the output word always equals the binary equivalent of the switch being pressed.

2-3 AND GATES

The AND gate has two or more input signals but only one output signal. All inputs must be high to get a high output.




Fig. 2-8 A 2-input AND gate. (a) circuit; (b) both inputs low; (c) I low input, 1 high; (d) both inputs high.

Diode AND Gate

Figure 2-8a shows one way to build an AND gate. In this circuit the inputs can be either low (ground) or high (+5 V). When both inputs are low (Fig. 2-8b), both diodes conduct and pull the output down to a low voltage. If one of the inputs is low and the other high (Fig. 2-8c), the diode with the low input conducts and this pulls the output down to a low voltage. The diode with the high input, on the other hand, is reverse-biased or cut off, symbolized by the dark shading in Fig. 2-8c.

When both inputs are high (Fig. 2-8d), both diodes are cut off. Since there is no current in the resistor, the supply voltage pulls the output up to a high voltage (+5 V).

TABLE 2-6. TWO-INPUT AND GATE

A	В	Y
0	0	0
0	1	0
1	0	0
1	1	1

Table 2-6 summarizes the action. As usual, binary zero stands for low voltage and binary 1 for high voltage. As you see, *A and B* must be high to get a high output; this is why the circuit is called an AND gate.




Fig. 2-9 A 3-input AND gate.

More than Two Inputs

Figure 2-9 is a 3-input AND gate. If all inputs are low, all diodes conduct and pull the output down to a low voltage. Even one conducting diode will pull the output down to a low voltage; therefore, the only way to get a high output is to have all inputs high. When all inputs are high, all diodes are nonconducting and the supply voltage pulls the output up to a high voltage.

Table 2-7 summarizes the 3-input AND gate. The output is 0 for all input words except 111. That is, all inputs must be high to get a high output.

AND gates can have as many inputs as desired; add one diode for each additional input. Eight diodes, for instance, result in an 8-input AND gate; sixteen diodes in a 16-input

TABLE 2-7. THREE-INPUT AND GATE

_ A	В	<u>C</u>	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1




Fig. 2-10 AND-gate symbols.

AND gate. No matter how many inputs an AND gate has, the action can be summarized like this: All inputs must be high to get a high output.

Figure 2-10 shows the logic symbols for 2-, 3-, and 4-input AND gates.

EXAMPLE 2-5

Describe the truth table of an 8-input AND gate.

SOLUTION

The input words are from 0000 0000 to 1111 1111, following the binary progression. The total number of input words is

$$2^n = 2^8 = 256$$

The first 255 input words produce a 0 output. Only the last word, 1111 1111, results in a 1 output. This is because all inputs must be high to get a high output.

EXAMPLE 2-6




Fig. 2-11 Using AND gates to block or transmit data.

The 6-bit register of Fig. 2-11 stores the word ABCDEF. The *ENABLE* input can be low or high. What does the circuit do?

SOLUTION

One use of AND gates is to transmit data when certain conditions are satisfied. In Fig. 2-11 a low *ENABLE* blocks the register contents from the final output, but a high *ENABLE* transmits the register contents.

For instance, when

$$ENABLE = 0$$

each AND gate has a low *ENABLE* input. No matter what the register contents, the output of each AND gate must be low. Therefore, the final word is

$$Y_5Y_4Y_3Y_2Y_1Y_0 = 000000$$

As you see, a low *ENABLE* blocks the register contents from the final output.

On the other hand, when

$$ENABLE = 1$$

the output of each AND gate depends on the data inputs (A, B, C, \ldots) ; a low data input results in a low output, and a high data input in a high output. For example, if ABCDEF = 100100, a high *ENABLE* gives

$$Y_5Y_4Y_3Y_2Y_1Y_0 = 100100$$

In general, a high *ENABLE* transmits the register contents to the final output to get

$$Y_5Y_4Y_3Y_2Y_1Y_0 = ABCDEF$$

2-4 BOOLEAN ALGEBRA

As mentioned earlier, Boole invented two-state algebra to solve logic problems. This new algebra had no practical use until Shannon applied it to telephone switching circuits. Today boolean algebra is the backbone of computer circuit analysis and design.

Inversion Sign

In boolean algebra a variable can be either a 0 or a 1. For digital circuits, this means that a signal voltage can be either low or high. Figure 2-12 is an example of a digital circuit because the input and output voltages are either low or high. Furthermore, because of the inversion, Y is always the complement of A.




Fig. 2-12 Inverter.

A word equation for Fig. 2-12 is

$$Y = NOT A (2-1)$$

If A is 0,

$$Y = NOT 0 = 1$$

On the other hand, if A is 1,

$$Y = \text{NOT } 1 = 0$$

In boolean algebra, the overbar stands for the NOT operation. This means that Eq. 2-1 can be written

$$Y = \overline{A} \tag{2-2}$$

Read this as "Y equals NOT A" or "Y equals the complement of A." Equation 2-2 is the standard way to write the output of an inverter.

Using the equation is easy. Given the value of A, substitute and solve for Y. For instance, if A is 0,

$$Y = \overline{A} = \overline{0} = 1$$

because NOT 0 is 1. On the other hand, if A is 1,

$$Y = \overline{A} = \overline{1} = 0$$

because NOT 1 is 0.



Fig. 2-13 OR gate.

or Sign

A word equation for Fig. 2-13 is

$$Y = A \text{ OR } B \tag{2-3}$$

Given the inputs, you can solve for the output. For instance, if A = 0 and B = 0,

$$Y = 0 \text{ or } 0 = 0$$

because 0 comes out of an OR gate when both inputs are 0s.

As another example, if A = 0 and B = 1,

$$Y = 0 \text{ or } 1 = 1$$

because 1 comes out of an OR gate when either input is 1. Similarly, if A = 1 and B = 0,

$$Y = 1 \text{ or } 0 = 1$$

If A = 1 and B = 1,

$$Y = 1 \text{ or } 1 = 1$$

In boolean algebra the + sign stands for the OR operation. In other words, Eq. 2-3 can be written

$$Y = A + B \tag{2-4}$$

Read this as "Y equals A OR B." Equation 2-4 is the standard way to write the output of an OR gate.

Given the inputs, you can substitute and solve for the output. For instance, if A = 0 and B = 0,

$$Y = A + B = 0 + 0 = 0$$

If A = 0 and B = 1,

$$Y = A + B = 0 + 1 = 1$$

because 0 ored with 1 results in 1. If A = 1 and B = 0,

$$Y = A + B = 1 + 0 = 1$$

If both inputs are high,

$$Y = A + B = 1 + 1 = 1$$

because 1 ored with 1 gives 1.

Don't let the new meaning of the + sign bother you. There's nothing unusual about symbols having more than one meaning. For instance, "pot" may mean a cooking utensil, a flower container, the money wagered in a card game, a derivative of *cannabis sativa* and so forth; the intended meaning is clear from the sentence it's used in. Similarly, the + sign may stand for ordinary addition or OR addition; the intended meaning comes across in the way it's used. If we're talking about decimal numbers, + means ordinary addition, but when the discussion is about logic circuits, + stands for OR addition.



Fig. 2-14 AND gate.

AND Sign

A word equation for Fig. 2-14 is

$$Y = A \text{ AND } B \tag{2-5}$$

In boolean algebra the multiplication sign stands for the AND operation. Therefore, Eq. 2-5 can be written

$$Y = A \cdot B$$

or simply

$$Y = AB \tag{2-6}$$

Read this as "Y equals A AND B." Equation 2-6 is the standard way to write the output of an AND gate.

Given the inputs, you can substitute and solve for the output. For instance, if both inputs are low,

$$Y = AB = 0 \cdot 0 = 0$$

because 0 ANDed with 0 gives 0. If A is low and B is high,

$$Y = AB = 0 \cdot 1 = 0$$

because 0 comes out of an AND gate if any input is 0. If A is 1 and B is 0.

$$Y = AB = 1 \cdot 0 = 0$$

When both inputs are high,

$$Y = AB = 1 \cdot 1 = 1$$

because 1 ANDed with 1 gives 1.

Decision-Making Elements

The inverter, OR gate, and AND gate are often called decision-making elements because they can recognize some input words while disregarding others. A gate recognizes a word when its output is high; it disregards a word when its output is low. For example, the AND gate disregards all words with one or more 0s; it recognizes only the word whose bits are all 1s.

Notation

In later equations we need to distinguish between bits that are ANDed and bits that are part of a binary word. To do this we will use italic (slanted) letters (A, B, Y, etc.) for ANDed bits and roman (upright) letters (A, B, Y, etc.) for bits that form a word.

For example, $Y_3Y_2Y_1Y_0$ stands for the logical product (ANDing) of Y_3 , Y_2 , Y_1 , and Y_0 . If $Y_3 = 1$, $Y_2 = 0$, $Y_1 = 0$, and $Y_0 = 1$, the product $Y_3Y_2Y_1Y_0$ will reduce as follows:

$$Y_3Y_2Y_1Y_0 = 1 \cdot 0 \cdot 0 \cdot 1 = 0$$

In this case, the italic letters represent bits that are being ANDed.

On the other hand, $Y_3Y_2Y_1Y_0$ is our notation for a 4-bit word. With the Y values just given, we can write

$$Y_3Y_2Y_1Y_0 = 1001$$

In this equation, we are not dealing with bits that are ANDed; instead, we are dealing with bits that are part of a word.

The distinction between italic and roman notation will become clearer when we get to computer analysis.

Positive and Negative Logic

A final point. Positive logic means that 1 stands for the more positive of the two voltage levels. Negative logic means that 1 stands for the more negative of the two voltage levels. For instance, if the two voltage levels are 0 and -5 V, positive logic would have 1 stand for 0 V and 0 for -5 V, whereas negative logic would have 1 stand for -5 V and 0 for 0 V.

Ordinarily, people use positive logic with positive supply voltages and negative logic with negative supply voltages. Throughout this book, we will be using positive logic.

EXAMPLE 2-7




Fig. 2-15 Logic circuits.

What is the boolean equation for Fig. 2-15a? The output if both inputs are high?

SOLUTION

A is inverted before it reaches the OR gate; therefore, the upper input to the OR gate is \overline{A} . The final output is

$$Y = \overline{A} + B$$

This is the boolean equation for Fig. 2-15a.

To find the output when both inputs are high, either of two approaches can be used. First, you can substitute directly into the foregoing equation and solve for Y

$$Y = \overline{A} + B = \overline{1} + 1 = 0 + 1 = 1$$

Alternatively, you can analyze the operation of Fig. 2-15a like this. If both inputs are high, the inputs to the OR gate are 0 and 1. Now, 0 ORed with 1 gives 1. Therefore, the final output is high.

EXAMPLE 2-8

What is the boolean equation for Fig. 2-15b? If both inputs are high, what is the output?

SOLUTION

The AND gate forms the logical product AB, which is inverted to get

$$Y = \overline{AB}$$

Read this as "Y equals NOT AB" or "Y equals the complement of AB."


If both inputs are high, direct substitution into the equation gives

$$Y = \overline{AB} = \overline{1 \cdot 1} = \overline{1} = 0$$

Note the order of operations: the ANDing is done first, then the inversion.

Instead of using the equation, you can analyze Fig. 2-15b as follows. If both inputs are high, the AND gate has a high output. Therefore, the final output is low.

EXAMPLE 2-9






Fig. 2-16 Logic circuits.

What is the boolean equation for Fig. 2-16a? The truth table? Which input words does the circuit recognize?

SOLUTION

The upper AND gate forms the logical product AB, and the lower AND gate gives CD. ORing these products results in

$$Y = AB + CD$$

Read this as "Y equals AB OR CD."

Next, look at Fig. 2-16a. The final output is high if the OR gate has one or more high inputs. This happens when AB is 1, CD is 1, or both are 1s. In turn, AB is 1 when

$$A = 1$$
 and $B = 1$

TABLE 2-8. TRUTH TABLE FOR Y = AB + CD

\overline{A}	В	C	D	Y
0	0	0	0	0
0	0	0	1	
	0	1	0	0
0 0 0 0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

CD is 1 when

$$C = 1$$
 and $D = 1$

Both products are 1s when

$$A = 1$$
 $B = 1$ $C = 1$ and $D = 1$

Therefore, the final output is high when A and B are 1s, when C and D are 1s, or when all inputs are 1s.

Table 2-8 summarizes the foregoing analysis. From this it's clear that the circuit recognizes these input words: 0011, 0111, 1011, 1100, 1101, 1110, and 1111.

EXAMPLE 2-10

Write the boolean equation for Fig. 2-16b. If all inputs are high, what is the output?

SOLUTION

The OR gate forms the logical sum B + C. This sum is ANDED with A to get

$$Y = A(B + C)$$

(Parentheses indicate ANDing.)

One way to find the output when all inputs are high is to substitute and solve as follows:

$$Y = A(B + C) = 1(1 + 1) = 1(1) = 1$$

Alternatively, you can analyze Fig. 2-16b like this. If all inputs are high, the OR gate has a high output; therefore, both inputs to the AND gate are high. Since all high inputs to an AND gate result in a high output, the final output is high.

EXAMPLE 2-11




Fig. 2-17 A 1-of-10 decoder.

What is the boolean equation for each Y output in Fig. 2-17?

SOLUTION

Each AND gate forms the logical product of its input signals. The inputs to the top AND gate are \overline{A} , \overline{B} , \overline{C} and \overline{D} ; therefore,

$$Y_0 = \overline{A}\overline{B}\overline{C}\overline{D}$$

The inputs to the next AND gate are \overline{A} , \overline{B} , \overline{C} and D; this means that

$$Y_1 = \overline{A}\overline{B}\overline{C}D$$

Analyzing the remaining gates gives

$$Y_{2} = \overline{A}\overline{B}C\overline{D}$$

$$Y_{3} = \overline{A}\overline{B}CD$$

$$Y_{4} = \overline{A}B\overline{C}D$$

$$Y_{5} = \overline{A}B\overline{C}D$$

$$Y_{6} = \overline{A}BC\overline{D}$$

$$Y_{7} = \overline{A}BCD$$

$$Y_{8} = A\overline{B}\overline{C}D$$

 $Y_9 = A\overline{B}\overline{C}D$

EXAMPLE 2-12

What does the circuit of Fig. 2-17 do?

SOLUTION

This is a binary-to-decimal decoder, a circuit that converts from binary to decimal. For instance, when the register contents are 0011, the Y_3 AND gate has all high inputs; therefore, Y_3 is high. Furthermore, register contents of 0011 mean that all other AND gates have at least one low input. As a result, all other AND gates have low outputs. (Analyze the circuit to convince yourself.)

If the register contents change to 0100, only the Y_4 AND gate has all high inputs; therefore, only Y_4 is high. If the register contents change to 0111, Y_7 is the only high output.

In general, the subscript of the high output equals the decimal equivalent of the binary number stored in the register. This is why the circuit is called a *binary-to-decimal* decoder.

The circuit of this example is also called a 4-line-to-10-line decoder because there are 4 input lines and 10 output lines. Another name for it is a 1-of-10 decoder because only 1 of 10 output lines has a high voltage.

GLOSSARY

AND gate A logic circuit whose output is high only when all inputs are high.

boolean algebra Originally known as symbolic logic, this modern algebra uses the set of numbers 0 and 1. The

operations OR, AND, and NOT are sometimes called *union*, *intersection*, and *inversion*. Boolean algebra is ideally suited to digital circuit analysis.

complement The output of an inverter.

gate A logic circuit with one or more input signals but only one output signal.

inverter A gate with only 1 input and 1 output. The output is always the complement of the input. Also known as a NOT gate.

logic circuit A circuit whose input and output signals are

two-state, either low or high voltages. The basic logic circuits are OR, AND, and NOT gates.

OR gate A logic circuit with 2 or more inputs and only 1 output; 1 or more high inputs produce a high output.

truth table A table that shows all input and output possibilities for a logic circuit. The input words are listed in binary progression.

word A string of bits that represent a coded instruction or data.

SELF-TESTING REVIEW

input signals. All inputs must be high to get a high output.5. (AND) In boolean algebra, the overbar stands for the
NOT operation, the plus sign stands for the operation, and the times sign for the operation.
6. (OR, AND) The inverter, OR gate, and AND gate are called decision-making elements because they can recognize some input while disregarding others. A gate recognizes a word when its output is
7. (words, high) A binary-to-decimal decoder is also called a 4-line-to-10-line decoder because it has 4 input lines and 10 output lines. Another name for it is the 1-of-10 decoder because only 1 of its 10 output lines is high at a time.
lines is high at a time. BLEMS

- **2-1.** How many inputs signals can a gate have? How many output signals?
- **2-2.** If you cascade seven inverters, does the overall circuit act like an inverter or noninverter?
- **2-3.** Double inversion occurs when two inverters are cascaded. Does such a connection act like an inverter or noninverter?
- **2-4.** The contents of the 6-bit register in Fig. 2-3b change to 101010. What is the decimal equivalent of the register contents? The decimal equivalent out of the hex inverter?
- **2-5.** An OR gate has 6 inputs. How many input words are in its truth table? What is the only input word that produces a 0 output?
- **2-6.** Figure 2-18 shows a hexadecimal encoder, a circuit that converts hexadecimal to binary. Pressing each push-button switch results in a different output word Y₃Y₂Y₁Y₀. Starting with switch 0, what are the output words? (NOTE: The new symbol in Fig. 2-18 is another way to draw an OR gate.

2-7. In Fig. 2-18 what switches would you press to produce

0011 1001 1100 1111

(Work from left to right.)

- **2-8.** What is the 4-bit output in Fig. 2-18 when switch A is pressed? Switch 4? Switch E? Switch 6?
- **2-9.** An AND gate has 7 inputs. How many input words are in its truth table? What is the only input word that produces a 1 output?
- **2-10.** Visualize the register contents of Fig. 2-19 as the word $A_7A_6 \cdot \cdot \cdot A_0$, and the final output as the word $Y_7Y_6 \cdot \cdot \cdot Y_0$. What is the output word for each of the following conditions:
 - a. $A_7A_6 \cdot \cdot \cdot A_0 = 1100 \ 1010, ENABLE = 0.$
 - b. $A_7A_6 \cdot \cdot \cdot \cdot A_0 = 0101 \ 1101, ENABLE = 1.$
 - c. $A_7A_6 \cdot \cdot \cdot A_0 = 1111\ 0000, ENABLE = 1.$
 - d. $A_7A_6 \cdot \cdot \cdot A_0 = 1010 \ 1010, ENABLE = 0.$







Fig. 2-18 Hexadecimal encoder.




- **2-11.** The 8-bit register of Fig. 2-19 stores 59_{10} . What is the decimal equivalent of the final output word if ENABLE = 0? If ENABLE = 1?
- **2-12.** Answer these questions:
 - a. What input words does a 6-input OR gate recognize? What word does it disregard?
 - b. What input word does an 8-input AND gate recognize? What words does it disregard?





- Fig. 2-20
- **2-13.** What is the boolean equation for Fig. 2-20a? The output if both inputs are high?
- **2-14.** If all inputs are high in Fig. 2-20b, what is the output? The boolean equation for the circuit? What is the only ABC input word the circuit recognizes?
- **2-15.** If you constructed the truth table for Fig. 2-20b, how many input words would it contain?



(b)

Fig. 2-21




Fig. 2-22




Fig. 2-23




Fig. 2-24





Fig. 2-25 A 1-of-16 decoder.

- **2-16.** What is the boolean equation for Fig. 2-21*a*? The output if both inputs are high?
- **2-17.** If all inputs are high in Fig. 2-21*b*, what is the output? What is the boolean equation of the circuit? What ABC input words does the circuit recognize? What is the only word it disregards?
- **2-18.** What is the boolean equation for Fig. 2-22a? The output if all inputs are 1s? If you were to construct the truth table, how many input words would it have?
- **2-19.** Write the boolean equation for Fig. 2-22b. If all inputs are 1s, what is the output?
- **2-20.** If both inputs are high in Fig. 2-23, what is the output? What is the boolean equation for the circuit? Describe the truth table.
- **2-21.** What is the boolean equation for Fig. 2-24? How many ABCD input words are in the truth table? Which input words does the circuit recognize?
- 2-22. Because of the historical connection between boolean algebra and logic, some people use the words "true" and "false" instead of "high" and "low" when discussing logic circuits. For instance, here's how an AND gate can be described. If any input is false, the output is false; if all inputs are true, the output is true.
 - a. If both inputs are false in Fig. 2-23, what is the output?
 - b. What is the output in Fig. 2-23 if one input is false and the other true?
 - c. In Fig. 2-23 what is the output if all inputs are true?

2-23. Figure 2-25 shows a 1-of-16 decoder. The signals coming out of the decoder are labeled *LDA*, *ADD*, *SUB*, and so on. The word formed by the 4 leftmost register bits is called the **OP CODE.** As an equation,

OP CODE =
$$I_{15}I_{14}I_{13}I_{12}$$

- a. If LDA is high, what does **OP CODE** equal?
- b. If ADD is high, what does it equal?
- c. When **OP CODE** = 1001, which of the output signals is high?
- d. Which output signal is high if **OP CODE** = 1111?
- **2-24.** In Fig. 2-25, list the **OP CODE** words and the corresponding high output signals. (Start with 0000 and proceed in binary to 1111.)
- **2-25.** In the following equations the equals sign means "is equivalent to." Classify each of the following as positive or negative logic:
 - a. 0 = 0 V and 1 = +5 V.
 - b. 0 = +5 V and 1 = 0 V.
 - c. 0 = -5 V and 1 = 0 V.
 - d. 0 = 0 V and 1 = -5 V.
- **2-26.** In Fig. 2-25 four output lines come from the decoder. Is it possible to add more op codes without increasing the number of output lines?
- 2-27. How many output lines from the decoder would be needed to have 256 op codes?



MORE LOGIC GATES

This chapter introduces NOR and NAND gates, devices that are widely used in industry. You will also learn about De Morgan's theorems; they help you to rearrange and simplify logic circuits.

3-1 NOR GATES

The NOR gate has two or more input signals but only one output signal. All inputs must be low to get a high output. In other words, the NOR gate recognizes only the input word whose bits are all 0s.




Fig. 3-1 NOR gate: (a) logical meaning; (b) standard symbol.

Two-Input Gate

Figure 3-1a shows the logical structure of a NOR gate, which is an OR gate followed by an inverter. Therefore, the final output is NOT the OR of the inputs. Originally called a NOT-OR gate, the circuit is now referred to as a NOR gate.

Figure 3-1b is the standard symbol for a NOR gate. Notice that the inverter triangle has been deleted and the small circle or bubble moved to the OR-gate output. The bubble is a reminder of the inversion that follows the ORing.

With Fig. 3-1a and b the following ideas are clear. If both inputs are low, the final output is high. If one input is low and the other high, the output is low. And if both inputs are high, the output is low.

Table 3-1 summarizes the circuit action. As you see, the NOR gate recognizes only the input word whose bits are all 0s. In other words, all inputs must be low to get a high output.

TABLE 3-1. TWO-INPUT NOR GATE

A	В	$\overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0

Incidentally, the boolean equation for a 2-input NOR gate is

$$Y = \overline{A + B} \tag{3-1}$$

Read this as "Y equals NOT A OR B." If you use this equation, remember that the ORing is done first, then the inversion.




Fig. 3-2 NOR gates: (a) 3-input; (b) 4-input.

Three-Input Gate

Regardless of how many inputs a NOR gate has, it is still logically equivalent to an OR gate followed by an inverter. For instance, Fig. 3-2a shows a 3-input NOR gate. The 3 inputs are ORed, and the result is inverted. Therefore, the boolean equation is

$$Y = \overline{A + B + C} \tag{3-2}$$

The analysis of Fig. 3-2a goes like this. If all inputs are low, the result of ORing is low; therefore, the final output

TABLE 3-2. THREE-INPUT NOR GATE

A	В	C	$\overline{A+B+C}$
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

is high. If one or more inputs are high, the result of ORing is high; so the final output is low.

Table 3-2 summarizes the action of a 3-input NOR gate. As you see, the circuit recognizes only the input word whose bits are 0s. In other words, all inputs must be low to get a high output.

Four-Input Gate

Figure 3-2b is the symbol for a 4-input NOR gate. The inputs are ORed, and the result is inverted. For this reason, the boolean equation is

$$Y = \overline{A + B + C + D} \tag{3-3}$$

The corresponding truth table has input words from 0000 to 1111. Word 0000 gives a 1 output; all other words produce a 0 output. (For practice, you should construct the truth table of the 4-input NOR gate.)

3-2 DE MORGAN'S FIRST THEOREM

Most mathematicians ignored boolean algbebra when it first appeared; some even ridiculed it. But Augustus De Morgan saw that it offered profound insights. He was the first to acclaim Boole's great achievement.


Always a warm and likable man, De Morgan himself had paved the way for boolean algebra by discovering two important theorems. This section introduces the first theorem.

The First Theorem

Figure 3-3a is a 2-input NOR gate, analyzed earlier. As you recall, the boolean equation is

$$Y = \overline{A + B}$$

and Table 3-3 is the truth table.






Fig. 3-3 De Morgan's first theorem: (a) NOR gate; (b) AND gate with inverted inputs.

Figure 3-3b has the inputs inverted before they reach the AND gate. Therefore, the boolean equation is

$$Y = \overline{A}\overline{B}$$

If both inputs are low in Fig. 3-3b, the AND gate has high inputs; therefore, the final output is high. If one or more inputs are high, one or more AND-gate inputs must be low and the final output is low. Table 3-4 summarizes these ideas.

TABLE 3-3

TABLE 3-4

A	В	$\overline{A + B}$	A	В	$\overline{A}\overline{B}$
0 0 1 1	0 1 0 1	1 0 0	0 0 1 1	0 1 0 1	1 0 0 0

Compare Tables 3-3 and 3-4. They're identical. This means that the two circuits are logically equivalent; given the same inputs, the outputs are the same. In other words, the circuits of Fig. 3-3 are interchangeable.

De Morgan discovered the foregoing equivalence long before logic circuits were invented. His first theorem says

$$\overline{A+B} = \overline{A}\overline{B} \tag{3-4}$$

The left member of this equation represents Fig. 3-3a; the right member, Fig. 3-3b. Equation 3-4 says that Fig. 3-3a and b are equivalent (interchangeable).

Bubbled AND Gate

Figure 3-4a shows an AND gate with inverted inputs. This circuit is so widely used that the abbreviated logic symbol of Fig. 3-4b has been adopted. Notice that the inverter triangles have been deleted and the bubbles moved to the




Fig. 3-4 AND gate with inverted inputs: (a) circuit; (b) abbreviated symbol.

AND-gate inputs. From now on, we will refer to Fig. 3-4b as a bubbled AND gate; the bubbles are a reminder of the inversion that takes place before ANDing.



Fig. 3-5 De Morgan's first theorem.

Figure 3-5 is a graphic summary of De Morgan's first theorem. A NOR gate and a bubbled AND gate are equivalent. As shown later, because the circuits are interchangeable, you can often reduce complicated logic circuits to simpler forms.

More than Two Inputs

When 3 inputs are involved, De Morgan's first theorem is written

$$\overline{A+B+C} = \overline{A}\overline{B}\overline{C} \tag{3-5}$$

For 4 inputs

$$\overline{A+B+C+D} = \overline{A}\overline{B}\overline{C}\overline{D} \tag{3-6}$$

In both cases, the theorem says that the complement of a sum equals the product of the complements.




Fig. 3-6 De Morgan's first theorem: (a) 3-input circuits; (b) 4-input circuits.

Here's what really counts. Equation 3-5 says that a 3-input NOR gate and a 3-input bubbled AND gate are equivalent (see Fig. 3-6a). Equation 3-6 means that a 4-input NOR gate and a 4-input bubbled AND gate are equivalent (Fig. 3-6b). Memorize these equivalent circuits; they are a visual statement of De Morgan's first theorem.

Notice in Fig. 3-6b how the input edges of the NOR gate and the bubbled AND gate have been extended. This is common drafting practice when there are many input signals. The same idea applies to any type of gate.

EXAMPLE 3-1

Prove that Fig. 3-7a and c are equivalent.




Fig. 3-7 Equivalent De Morgan circuits.

SOLUTION

The final NOR gate in Fig. 3-7a is equivalent to a bubbled AND gate. This allows us to redraw the circuit as shown in Fig. 3-7b.

Double inversion produces noninversion; therefore, each double inversion in Fig. 3-7b cancels out, leaving the simplified circuit of Fig. 3-7c. Figure 3-7a and c are therefore equivalent.

Remember the idea. Given a logic circuit, you can replace any NOR gate by a bubbled AND gate. Then any double inversion (a pair of bubbles in a series path) cancels out. Sometimes you wind up with a simpler logic circuit than you started with; sometimes not.

But the point remains. De Morgan's first theorem enables you to rearrange a logic circuit with the hope of finding a simpler equivalent circuit or perhaps getting more insight into how the original circuit works.

3-3 NAND GATES

The NAND gate has two or more input signals but only one output signal. All input signals must be high to get a low output.




Fig. 3-8 NAND gate: (a) logical meaning; (b) standard symbol.

Two-Input Gate

Figure 3-8a shows the logical structure of a NAND gate, an AND gate followed by an inverter. Therefore, the final output is NOT the AND of the inputs. Originally called a NOT-AND gate, the circuit is now referred to as a NAND gate.

Figure 3-8b is the standard symbol for a NAND gate. The inverter triangle has been deleted and the bubble moved to the AND-gate output. If one or more inputs are low, the result of ANDing is low; therefore, the final inverted output is high. Only when all inputs are high does the ANDing produce a high signal; then the final output is low.

Table 3-5 summarizes the action of a 2-input NAND gate. As shown, the NAND gate recognizes any input word with one or more 0s. That is, one or more low inputs produce a high output. The boolean equation for a 2-input NAND gate is

$$Y = \overline{AB} \tag{3-7}$$

Read this as "Y equals NOT AB." If you use this equation, remember that the ANDing is done first then the inversion.




Fig. 3-9 NAND gates: (a) 3-input; (b) 4-input.

Three-Input Gate

Regardless of how many inputs a NAND gate has, it's still logically equivalent to an AND gate followed by an inverter. For example, Fig. 3-9a shows a 3-input NAND gate. The inputs are ANDed, and the product is inverted. Therefore, the boolean equation is

$$Y = \overline{ABC} \tag{3-8}$$

Here is the analysis of Fig. 3-9a. If one or more inputs are low, the result of ANDing is low; therefore, the final output is high. If all inputs are high, the ANDing gives a high signal; so the final output is low.

Table 3-6 is the truth table for a 3-input NAND gate. As indicated, the circuit recognizes words with one or more 0s. This means that one or more low inputs produce a high output.

TABLE 3-5. TWO-INPUT NAND GATE

TABLE 3-6. THREE-INPUT NAND GATE

A	В	\overline{AB}
0	0	1
0	1	1
1	0	1
1	1	0

A	В	C	ABC
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Four-Input Gate

Figure 3-9b is the symbol for a 4-input NAND gate. The inputs are ANDed, and the result is inverted. Therefore, the boolean equation is

$$Y = \overline{ABCD} \tag{3-9}$$

If you construct the truth table, you will have input words from 0000 to 1111. All words from 0000 through 1110 produce a 1 output; only the word 1111 gives a 0 output.

3-4 DE MORGAN'S SECOND THEOREM

The proof of De Morgan's second theorem is similar to the proof given for the first theorem. What follows is a brief explanation.

The Second Theorem

When two inputs are used, De Morgan's second theorem says that

$$\overline{AB} = \overline{A} + \overline{B} \tag{3-10}$$

In words, the complement of a product equals the sum of the complements. The left member of this equation represents a NAND gate (Fig. 3-10a); the right member stands




Fig. 3-10 De Morgan's second theorem: (a) NAND gate; (b) OR gate with inverted inputs; (c) bubbled OR gate.

for an OR gate with inverted inputs (Fig. 3-10b). Therefore, De Morgan's second theorem boils down to the fact that Fig. 3-10a and b are equivalent.



Fig. 3-11 De Morgan's second theorem.

Bubbled or Gate

The circuit of Fig. 3-10b is so widely used that the abbreviated logic symbol of Fig. 3-10c has been adopted. From now on we will refer to Fig. 3-10c as a bubbled OR gate; the bubbles are a reminder of the inversion that takes place before ORing.

Figure 3-11 is a visual statement of De Morgan's second theorem: a NAND gate and a bubbled OR gate are equivalent. This equivalence allows you to replace one circuit by the other whenever desired. This may lead to a simpler logic circuit or give you more insight into how the original circuit works.

More than Two Inputs

When 3 inputs are involved, De Morgan's second theorem is written

$$\overline{ABC} = \overline{A} + \overline{B} + \overline{C} \tag{3-11}$$

If 4 inputs are used,

$$\overline{ABCD} = \overline{A} + \overline{B} + \overline{C} + \overline{D} \tag{3-12}$$

These equations say that the complement of a product equals the sum of the complements.




Fig. 3-12 De Morgan's second theorem: (a) 3-input circuits; (b) 4-input circuits.

Figure 3-12 is a visual summary of the second theorem. Whether 3 or 4 inputs are involved, a NAND gate and a bubbled OR gate are equivalent (interchangeable).

EXAMPLE 3-2

Prove that Fig. 3-13a and c are equivalent.




Fig. 3-13 Equivalent circuits.

SOLUTION

Replace the final NAND gate in Fig. 3-13a by a bubbled OR gate. This gives Fig. 3-13b. The double inversions cancel out, leaving the simplified circuit of Fig. 3-13c. Figure 3-13a and c are therefore equivalent. Driven by the same inputs, either circuit produces the same output as the other. So if you're loaded with NAND gates, build Fig. 3-13a. If your shelves are full of AND and OR gates, build Fig. 3-13c.

Incidentally, most people find Fig. 3-13b easier to analyze than Fig. 3-13a. For this reason, if you build Fig. 3-13a, draw the circuit like Fig. 3-13b. Anyone who sees Fig. 3-13b on a schematic diagram knows that the bubbled or gate is the same as a NAND gate and that the built-up circuit is two NAND gates working into a NAND gate.

EXAMPLE 3-3

Figure 3-14 shows a circuit called a *control matrix*. At first, it looks complicated, but on closer inspection it is relatively simple because of the repetition of NAND gates. De Morgan's theorem tells us that NAND gates driving NAND gates are equivalent to AND gates driving OR gates.

The upper set of inputs T_1 to T_6 are called *timing signals*; only one of them is high at a time. T_1 goes high first, then T_2 , then T_3 , and so on. These signals control the rate and sequence of computer operations.

The lower set of inputs LDA, ADD, SUB, and OUT are computer instructions; only one of them is high at a time. The outputs C_P , E_P , L_M , . . . , to L_O control different registers in the computer.

Answer the following questions about the control matrix:

- a. Which outputs are high when T_1 is high?
- b. If T_4 and LDA are high, which outputs are high?
- c. When T_6 and SUB are high, which outputs are high?




Fig. 3-14 Control matrix.

SOLUTION

- a. Visualize T_1 high. You can quickly check out each gate and realize that E_P and L_M are the only high outputs.
- b. This time T_4 and LDA are high. Check each gate and you can see that L_M and E_I are the only high outputs.
- c. When T_6 and SUB are high, the high outputs are L_A , S_U , and E_U .

3-5 EXCLUSIVE-OR GATES

An OR gate recognizes words with one or more 1s. The EXCLUSIVE-OR gate is different; it recognizes only words that have an odd number of 1s.

Two Inputs

Figure 3-15a shows one way to build an EXCLUSIVE-OR gate, abbreviated XOR. The upper AND gate forms the product \overline{AB} , and the lower AND gate gives $A\overline{B}$. Therefore, the boolean equation is

$$Y = \overline{A}B + A\overline{B} \tag{3-13}$$




Fig. 3-15 (a) EXCLUSIVE-OR gate. (b) A 2-input EXCLUSIVE-OR gate.

Here's what the circuit does. In Fig. 3-15a two low inputs mean both AND gates have low outputs; so the final output is low. If A is low and B is high, the upper AND gate has a high output; therefore, the final output is high. Likewise, a high A and low B result in a final output that is high. If both inputs are high, both AND gates have low outputs and the final output is low.

Table 3-7 shows the truth table for a 2-input EXCLUSIVE-OR gate. The output is high when A or B is high but not both; this is why the circuit is known as an EXCLUSIVE-OR gate. In other words, the output is a 1 only when the inputs are different.

TABLE 3-7. TWO-INPUT XOR GATE

A	В	$\overline{A}B + A\overline{B}$
0	0	0
0	1	1
1	0	1
1	1	0

Logic Symbol and Boolean Sign

Figure 3-15b is the standard symbol for a 2-input XOR gate. Whenever you see this symbol, remember the action: the inputs must be different to get a high output.

A word equation for Fig. 3-15b is

$$Y = A \text{ XOR } B \tag{3-14}$$

In boolean algebra the sign \oplus stands for XOR addition. This means that Eq. 3-14 can be written

$$Y = A \oplus B \tag{3-15}$$

Read this as "Y equals A XOR B."

Given the inputs, you can substitute and solve for the output. For instance, if both inputs are low,

$$Y = 0 \oplus 0 = 0$$

because 0 xored with 0 gives 0. If one input is low and the other high,

$$Y = 0 \oplus 1 = 1$$

because 0 xored with 1 produces 1. And so on.

Here's a summary of the four possible xor additions:

$$0 \oplus 0 = 0$$

$$0 \oplus 1 = 1$$

$$1 \oplus 0 = 1$$


$$1 \oplus 1 = 0$$

Remember these four results; we will be using XOR addition when we get to arithmetic circuits.

Four Inputs

In Fig. 3-16a the upper gate produces $A \oplus B$, while the lower gate gives $C \oplus D$. The final gate xors both of these sums to get

$$Y = (A \oplus B) \oplus (C \oplus D) \tag{3-16}$$






Fig. 3-16 A 4-input EXCLUSIVE-OR gate: (a) circuit with 2-input XOR gates; (b) logic symbol.

It's possible to substitute input values into the equation and solve for the output. For instance, if A through C are low and D is high,

$$Y = (0 \oplus 0) \oplus (0 \oplus 1)$$
$$= 0 \oplus 1$$
$$= 1$$

One way to get the truth table is to plow through all the input possibilities.

Alternatively, you can analyze Fig. 3-16a as follows. If all inputs are 0s, the first two gates have 0 outputs; so the final gate has a 0 output. If A to C are 0s and D is a 1, the upper gate has a 0 output, the lower gate has a 1 output, and the final gate has a 1 output. In this way, you can analyze the circuit action for all input words.

Table 3-8 summarizes the action. Here is an important property: each input word with an odd number of 1s produces a 1 output. For instance, the first input word to produce a 1 output is 0001; this word has an odd number of 1s. The next word with a 1 output is 0010; again an odd number of 1s. A 1 output also occurs for these words: 0100, 0111, 1000, 1011, 1101, and 1110, all of which have an odd number of 1s.

The circuit of Fig. 3-16a recognizes words with an odd number of 1s; it disregards words with an even number of 1s. Figure 3-16a is a 4-input XOR gate. In this book, we will use the abbreviated symbol of Fig. 3-16b to represent a 4-input XOR gate. When you see this symbol, remember the action: the circuit recognizes words with an odd number of 1s.

Any Number of Inputs

Using 2-input XOR gates as building blocks, we can make XOR gates with any number of inputs. For example, Fig.

TABLE 3-8. FOUR-INPUT XOR GATE

Comment	A	В	C	D	Y
Even	0	0	0	0	0
Odd	0	0	0	1	1
Odd	0	0	1	0	1
Even	0	0	1	1	0
Odd	0	1	0	0	1
Even	0	1	0	1	0-
Even	0	1	1	0	0.
Odd	0	_ 1	1	1	1
Odd	1	0	0	0	1
Even	1	0	0	1	0
Even	1	0	1.	0	0
Odd	1	0	1	1	1
Even	1	1	0	0	0
Odd	1	1	0	1	1
Odd	1	1	1	0	1
Even	1	1	1	1	0




Fig. 3-17 XOR gates: (a) 3-input; (b) 6-input.

3-17a shows the abbreviated symbol for a 3-input xoR gate, and Fig. 3-17b is the symbol for a 6-input xoR gate. The final output of any xoR gate is the xoR sum of the inputs:

$$Y = A \oplus B \oplus C \cdot \cdot \cdot \tag{3-17}$$

What you have to remember for practical work is this: an XOR gate, no matter how many inputs, recognizes only words with an odd number of 1s.

Parity

Even parity means a word has an even number of 1s. For instance, 110011 has even parity because it contains four 1s. *Odd parity* means a word has an odd number of 1s. As an example, 110001 has odd parity because it contains three 1s.

Here are two more examples:

1111 0000 1111 0011 (Even parity) 1111 0000 1111 0111 (Odd parity) The first word has even parity because it contains ten 1s; the second word has odd parity because it contains eleven 1s.

XOR gates are ideal for testing the parity of a word. XOR gates recognize words with an odd number of 1s. Therefore, even-parity words produce a low output and odd-parity words produce a high output.

EXAMPLE 3-4

What is the output of Fig. 3-18 for each of these input words?

- a. 1010 1100 1000 1100
- b. 1010 1100 1000 1101




Fig. 3-18 Odd-parity tester.

SOLUTION

a. The word has seven 1s, an odd number. Therefore, the output signal is

$$ODD = 1$$

b. The word has eight 1s, an even number. Now

$$ODD = 0$$

This is an example of an odd-parity tester. An evenparity word produces a low output. An odd-parity word results in a high output.

EXAMPLE 3-5

The 7-bit register of Fig. 3-19 stores the letter A in ASCII form. What does the 8-bit output word equal?




Fig. 3-19 Odd-parity generator.

SOLUTION

The ASCII code for letter A is

100 0001

(see Table 1-6 for the ASCII code). This word has an even parity, which means that the XOR gate has a 0 output. Because of the inverter, the overall output of the circuit is the 8-bit word

1100 0001

Notice that this has odd parity.

The circuit is called an *odd-parity generator* because it produces an 8-bit output word with odd parity. If the register word has even parity, 0 comes out of the XOR gate and the odd-parity bit is 1. On the other hand, if the register word has odd parity, a 1 comes out of the XOR gate and the odd-parity bit is 0. No matter what the register contents, the odd-parity bit and the register bits form a new 8-bit word that has odd parity.

What is the practical application? Because of transients, noise, and other disturbances, 1-bit errors sometimes occur in transmitted data. For instance, the letter A may be transmitted over phone lines in ASCII form:

Somewhere along the line, one of the bits may be changed. If the X_1 bit changes, the received data will be

Because of the 1-bit error, we receive letter C when letter A was actually sent.

One solution is to transmit an odd-parity bit along with the data word and have an XOR gate test each received word for odd parity. For instance, with a circuit like Fig. 3-19 the letter A would be transmitted as

1100 0001

An xor gate will test this word when it is received. If no error has occurred, the xor gate will recognize the word. On the other hand, if a 1-bit error has crept in, the xor gate will disregard the received word and the data can be rejected.

A final point. When errors come, they are usually 1-bit errors. This is why the method described catches most of the errors in transmitted data.

EXAMPLE 3-6

What does the circuit of Fig. 3-20 do?




Fig. 3-20

SOLUTION

When INVERT = 0 and A = 0,

$$Y = 0 \oplus 0 = 0$$

When INVERT = 0 and A = 1,

$$Y = 0 \oplus 1 = 1$$

In either case, the output is the same as A; that is,

$$Y = A$$

for a low INVERT signal.

On the other hand, when INVERT = 1 and A = 0,

$$Y = 1 \oplus 0 = 1$$

When INVERT = 1 and A = 1,

$$Y = 1 \oplus 1 = 0$$

This time, the output is the complement of A. As an equation,

$$Y = \overline{A}$$

for a high INVERT signal.

To summarize, the circuit of Fig. 3-20 does either of two things. It transmits A when INVERT is 0 and \overline{A} when INVERT is 1.

3-6 THE CONTROLLED INVERTER

The preceding example suggests the idea of a controlled inverter, a circuit that transmits a binary word or its 1's complement.

The 1's Complement

Complement each bit in a word and the new word you get is the 1's complement. For instance, given

1100 0111

the 1's complement is

0011 1000

Each bit in the original word is inverted to get the 1's complement.

The Circuit

The XOR gates of Fig. 3-21 form a controlled inverter (sometimes called a programmed inverter). This circuit can transmit the register contents or the 1's complement of the

register contents. As demonstrated in Example 3-6, each XOR gate acts like this. A low INVERT results in

$$Y_n = A_n$$

and a high INVERT gives

$$Y_n = \overline{A}_n \circlearrowleft$$

So each bit is either transmitted or inverted before reaching the final output.

Visualize the register contents as a word $A_7A_6 \cdot \cdot \cdot A_0$ and the final output as a word $Y_7Y_6 \cdot \cdot \cdot Y_0$. Then a low INVERT means

$$Y_7Y_6 \cdot \cdot \cdot Y_0 = A_7A_6 \cdot \cdot \cdot A_0$$

On the other hand, a high INVERT results in

$$Y_7Y_6 \cdot \cdot \cdot Y_0 = \overline{A}_7\overline{A}_6 \cdot \cdot \cdot \overline{A}_0$$

As a concrete example, suppose the register word is

$$A_7A_6 \cdot \cdot \cdot A_0 = 1110\ 0110$$

Then, a low INVERT gives an output word of

$$Y_7Y_6 \cdot \cdot \cdot Y_0 = 1110\ 0110$$

and a high INVERT produces

$$Y_7Y_6 \cdot \cdot \cdot Y_0 = 0001 \ 1001$$

The controlled inverter of Fig. 3-21 is important. Later you will see how it is used in solving arithmetic and logic problems. For now, all you need to remember is the key idea. The output word from a controlled inverter equals the




Fig. 3-21 Controlled inverter.

input word when *INVERT* is low; the output word equals the 1's complement when *INVERT* is high.

Boldface Notation

After you understand an idea, it simplifies discussions and equations if you use a symbol, letter, or other sign to represent the idea. From now on, boldface letters will stand for binary words.

For instance, instead of writing

$$A_7A_6 \cdot \cdot \cdot A_0 = 1110\ 0110$$

we can write

$$A = 1110 0110$$

Likewise, instead of

$$Y_7Y_6 \cdot \cdot \cdot Y_0 = 0001 \ 1001$$

the simpler equation

$$Y = 0001 1001$$

can be used.

This is another example of chunking. We are replacing long strings like $A_7A_6\cdots A_0$ and $Y_7Y_6\cdots Y_0$ by **A** and **Y**. This chunked notation will be convenient when we get to computer analysis.

This is how to summarize the action of a controlled inverter:

$$\mathbf{Y} = \begin{cases} \mathbf{A} & \text{when } INVERT = 0 \\ \mathbf{A} & \text{when } INVERT = 1 \end{cases}$$

(*Note*: A boldface letter with an overbar means that each bit in the word is complemented; if A is a word, \overline{A} is its 1's complement.)

3-7 EXCLUSIVE-NOR GATES

The EXCLUSIVE-NOR gate, abbreviated XNOR, is logically equivalent to an XOR gate followed by an inverter. For example, Fig. 3-22a shows a 2-input XNOR gate. Figure 3-22b is an abbreviated way to draw the same circuit.




Fig. 3-22 A 2-input XNOR gate: (a) circuit; (b) abbreviated symbol.

TABLE 3-9. TWO-INPUT XNOR GATE

A	В	Y
0	0	1
0	1	0
1	0	0
1	1	1

Because of the inversion on the output side, the truth table of an XNOR gate is the complement of an XOR truth table. As shown in Table 3-9, the output is high when the inputs are the same. For this reason, the 2-input XNOR gate is ideally suited for *bit comparison*, recognizing when two input bits are identical. (Example 3-7 tells you more about bit comparison.)




Fig. 3-23 XNOR gates: (a) 3-input; (b) 4-input.

Figure 3-23a is the symbol for a 3-input XNOR gate, and Fig. 3-23b is the 4-input XNOR gate. Because of the inversion on the output side, these XNOR gates perform the complementary function of XOR gates. Instead of recognizing odd-parity words, XNOR gates recognize even-parity words.

EXAMPLE 3-7

What does the circuit of Fig. 3-24 do?

SOLUTION

The circuit is a *word comparator*; it recognizes two identical words. Here is how it works. The leftmost XNOR gate compares A_5 and B_5 ; if they are the same, Y_5 is a 1. The second XNOR gate compares A_4 and B_4 ; if they are the same, Y_4 is a 1. In turn, the remaining XNOR gates compare the bits that are left, producing a 1 output for equal bits and a 0 output for unequal bits.

If the words **A** and **B** are identical, all XNOR gates have high outputs and the AND gate has a high *EQUAL*. If words **A** and **B** differ in one or more bit positions, the AND gate has a low *EQUAL*.




Fig. 3-24 Word comparator.

GLOSSARY

controlled inverter This circuit produces the 1's complement of the input word. One application is binary subtraction. It is sometimes called a programmed inverter.

De Morgan's theorems The first theorem says that a NOR gate is equivalent to a bubbled AND gate. The second theorem says that a NAND gate is equivalent to a bubbled OR gate.

even parity An even number of 1s in a binary word.
NAND gate Equivalent to an AND gate followed by an inverter. All inputs must be high to get a low output.
NOR gate Equivalent to an OR gate followed by an inverter.
All inputs must be low to get a high output.

odd parity An odd number of 1s in a binary word.

parity generator A circuit that produces either an odd- or even-parity bit to go along with the data.

XNOR *gate* Equivalent to an EXCLUSIVE-OR gate followed by an inverter. The output is high only when the input word has even parity.

XOR gate An EXCLUSIVE-OR gate. It has a high output only when the input word has odd parity. For a 2-input XOR gate, the output is high only when the inputs are different.

SELF-TESTING REVIEW

Read each of the following and provide the missing words. Answers appear at the beginning of the next question.

- 1. A NOR gate has two or more input signals. All inputs must be _______ to get a high output. A NOR gate recognizes only the input word whose bits are _____. The NOR gate is logically equivalent to an OR gate followed by an _____.
- 2. (low, Os, inverter) De Morgan's first theorem says that a NOR gate is equivalent to a bubbled ______ gate.
- **3.** (AND) A NAND gate is equivalent to an AND gate followed by an inverter. All inputs must be _____

- to get a low output. De Morgan's second theorem says that a NAND gate is equivalent to a bubbled _____ gate.
- 4. (high, OR) An XOR gate recognizes only words with an _____ number of 1s. The 2-input XOR gate has a high output only when the input bits are _____. XOR gates are ideal for testing parity because even-parity words produce a _____ output and odd-parity words produce a _____ output.
- **5.** (*odd*, *different*, *low*, *high*) An odd-parity generator produces an odd-parity bit to go along with the data.

- The parity of the transmitted data is ______. An XOR gate can test each received word for parity, rejecting words with ______ parity.
- **6.** (*odd*, *even*) A controlled inverter is a logic circuit that transmits a binary word or its _____ complement.
- 7. (1's) The EXCLUSIVE-NOR gate is equivalent to an XOR gate followed by an inverter. Because of this, even-parity words produce a high output.

PROBLEMS

3-1. In Fig. 3-25*a* the two inputs are connected together. If *A* is low, what is *Y*? If *A* is high, what is *Y*? Does the circuit act like a noninverter or an inverter?




Fig. 3-25

- **3-2.** What is the output in Fig. 3-25b if both inputs are low? If one is low and the other high? If both are high? Does the circuit act like an OR gate or an AND gate?
- **3-3.** Figure 3-26 shows a NOR-gate *crossbar switch*. If all X and Y inputs are high, which of the Z outputs is high? If all inputs are high except X_1 and Y_2 , which Z output is high? If X_2 and Y_0 are low and all other inputs are high, which Z output is high?
- **3-4.** In Fig. 3-26, you want Z_7 to be 1 and all other Z outputs to be 0. What values must the X and Y inputs have?

3-5. The outputs in Fig. 3-27 are cross-coupled back to the inputs of the NOR gates. If R = 0 and S = 1, what do Q and \overline{Q} equal?




Fig. 3-27 Cross-coupled NOR gates.

- **3-6.** If R = 1 and S = 0 in Fig. 3-27, what does Q equal? \overline{Q} ?
- **3-7.** Prove that Fig. 3-28a and b are equivalent.
- **3-8.** What is the output in Fig. 3-28a if all inputs are 0s. If all inputs are 1s?
- **3-9.** What is the output in Fig. 3-28*b* if all inputs are 0s. If all inputs are 1s?
- **3-10.** A NOR has 6 inputs. How many input words are in its truth table? What is the only input word that produces a 1 output?
- **3-11.** In Fig. 3-28*a* how many input words are there in the truth table?
- **3-12.** What is the output in Fig. 3-29 if all inputs are low? If all inputs are high?




Fig. 3-26 NOR-gate crossbar switch.




Fig. 3-28




Fig. 3-29

- **3-13.** How many words are in the truth table of Fig. 3-29. What is the value of *Y* for each of the following?
 - a. ABCD = 0011
 - b. ABCD = 0110
 - c. ABCD = 1001
 - d. ABCD = 1100
- **3-14.** Which ABCD input words does the circuits of Fig. 3-29 recognize?
- **3-15.** In Fig. 3-30a the two inputs are connected together. If A = 0 what does Y equal? If A = 1, what does Y equal? Does the circuit act like a noninverter or an inverter?






Fig. 3-30

- **3-16.** What is the output in Fig. 3-30*b* if both inputs are low? If one input is low and the other high? If both are high? Does the circuit act like an OR gate or an AND gate?
- **-3-17.** Suppose the NOR gates of Fig. 3-26 are replaced by NAND gates. Then you've got a NAND-gate crossbar switch.
 - a. If all X and Y inputs are low, which Z output is low?





- c. If all inputs are low except X_0 and Y_2 , which Z output is low?
- d. To get a low Z_8 output, which inputs must be high?
- **3-18.** In Fig. 3-31, what are the outputs if R = 0 and S = 1?




Fig. 3-31 Cross-coupled NAND gates.

- **3-19.** If R = 1 and S = 0 in Fig. 3-31, what does Q equal? \overline{Q} ?
- **3-20.** What is the output in Fig. 3-32*a* if all inputs are 0s? If all inputs are 1s?
- 3-21. How many input words are there in the truth table of Fig. 3-32a?




Fig. 3-32

- **3-22.** Prove that Fig. 3-32a and b are equivalent.
- **3-23.** What is the output in Fig. 3-33 if all inputs are low? If they are all high?
- **3-24.** How many words are in the truth table of Fig. 3-33? What does *Y* equal for each of the following:
 - a. ABCDE = 00111
 - b. ABCDE = 10110
 - c. ABCDE = 11010
 - d. ABCDE = 10101
- **3-25.** In Fig. 3-34 the inputs are T_4 , JMP, JAM, JAZ, A_M , and A_Z ; the output is L_P . What is the output for each of these input conditions?
 - a. All inputs are 0s.
 - b. All inputs are low except T_4 and JMP.

- c. All inputs are low except T_4 , JAZ, and A_Z .
- d. The only high inputs are T_4 , JAM, and A_M .
- **3-26.** Figure 3-35 shows the control matrix discussed in Example 3-3. Only one of the timing signals T_1 to T_6 is high at a time. Also, only one of the instructions, *LDA* to *OUT*, is high at a time. Which are the high outputs for each of the following conditions?
 - a. T_1 high
- g. T_5 and ADD high
- b. T_2 high
- h. T_6 and ADD high
- c. T_3 high
- i. T_4 and SUB high
- d. T_4 and LDA high
- j. T_5 and SUB high
- e. T_5 and LDA high
- k. T_6 and SUB high
- f. T_4 and ADD high
- 1. T_4 and OUT high





Fig. 3-33



SU E_U

LDA ADD SUB OUT

Fig. 3-35 Control matrix.

 C_{P}

E₽

- **3-27.** Figure 3-36 shows a binary—to—Gray-code converter. (Gray code is a special code used in analog-to-digital conversions.) The input word is $X_4X_3 \cdot \cdot \cdot X_0$, and the output word is $Y_4Y_3 \cdot \cdot \cdot$ Y₀. What does the output word equal for each of these inputs?
 - $X_4 X_3 \cdot \cdot \cdot X_0 = 10011$ $X_4 X_3 \cdot \cdot \cdot X_0 = 01110$

 - $X_4X_3\cdot\cdot\cdot X_0=10101$
 - $X_4X_3\cdot\cdot\cdot X_0=11100$




Fig. 3-36 Binary—to—Gray-code converter.

- How many input words are there in the truth table of an 8-input XOR gate?
- 3-29. How can you modify Fig. 3-19 so that it produces an 8-bit output word with even parity?
- 3-30. In the controlled inverter of Fig. 3-21, what is the output word Y for each of these conditions?
 - a. $A = 1100 \ 1111 \ \text{and} \ INVERT = 0$
 - b. $A = 0101 \ 0001 \ \text{and} \ INVERT = 1$
 - c. $A = 1110 \ 1000 \ and INVERT = 1$
 - d. $A = 1010 \ 0101 \ \text{and} \ INVERT = 0$
- 3-31. The inputs A and B of Fig. 3-37 produce outputs of CARRY and SUM. What are the values of CARRY and SUM for each of these inputs?
 - a. A = 0 and B = 0
 - b. A = 0 and B = 1
 - c. A = 1 and B = 0
 - d. A = 1 and B = 1





Fig. 3-37

- **3-32.** In Fig. 3-37, what is the boolean equation for CARRY? For SUM?
- 3-33. What is the 1's complement for each of these numbers?
 - 1100 0011
 - 1010 1111 0011 b.
 - 1110 0001 1010 0011
 - 0000 1111 0010 1101
- 3-34. What is the output of a 16-input XNOR gate for each of these input words?
 - 0000 0000 0000 1111
 - 1111 0101 1110 1100
 - c. 0101 1100 0001 0011
 - d. 1111 0000 1010 0110
- 3-35. The boolean equation for a certain logic circuit is Y = AB + CD + AC. What does Y equal for each of the following:
 - a. ABCD = 0000
 - ABCD = 0101
 - c. ABCD = 1010
 - d. ABCD = 1001



TTL CIRCUITS

In 1964 Texas Instruments introduced *transistor-transistor logic* (TTL), a widely used family of digital devices. TTL is fast, inexpensive, and easy to use. This chapter concentrates on TTL because once you are familiar with it, you can branch out to other logic families and technologies.

4-1 DIGITAL INTEGRATED CIRCUITS

Using advanced photographic techniques, a manufacturer can produce miniature circuits on the surface of a *chip* (a small piece of semiconductor material). The finished network is so small you need a microscope to see the connections. Such a circuit is called an *integrated circuit* (IC) because the components (transistors, diodes, resistors) are an integral part of the chip. This is different from a discrete circuit, in which the components are individually connected during assembly.

Levels of Integration

Small-scale integration (SSI) refers to ICs with fewer than 12 gates on the same chip. Medium-scale integration (MSI) means from 12 to 100 gates per chip. And large-scale integration (LSI) refers to more than 100 gates per chip. The typical microcomputer has its microprocessor, memory, and I/O circuits on LSI chips; a number of SSI and MSI chips are used to support the LSI chips.

Technologies and Families

The two basic technologies for manufacturing digital ICs are *bipolar* and *MOS*. The first fabricates bipolar transistors on a chip; the second, MOSFETS. Bipolar technology is preferred for SSI and MSI because it is faster. MOS technology dominates the LSI field because more MOSFETs can be packed on the same chip area.

A digital family is a group of compatible devices with the same logic levels and supply voltages ("compatible" means that you can connect the output of one device to the input of another). Compatibility permits a large number of different combinations.

Bipolar Families

In the bipolar category are these basic families:

DTL Diode-transistor logic
TTL Transistor-transistor logic
ECL Emitter-coupled logic

DTL uses diodes and transistors; this design, once popular, is now obsolete. TTL uses transistors almost exclusively; it has become the most popular family of SSI and MSI chips. ECL, the fastest logic family, is used in high-speed applications.

MOS Families

In the MOS category are these families:

PMOS p-Channel MOSFETs NMOS n-Channel MOSFETs CMOS Complementary MOSFETs

PMOS, the oldest and slowest type, is becoming obsolete. NMOS dominates the LSI field, being used for microprocessors and memories. CMOS, a push-pull arrangement of n- and p-channel MOSFETs, is extensively used where low power consumption is needed, as in pocket calculators, digital wristwatches, etc.

4-2 7400 DEVICES

The 7400 series, a line of TTL circuits introduced by Texas Instruments in 1964, has become the most widely used of all bipolar ICs. This TTL family contains a variety of SSI and MSI chips that allow you to build all kinds of digital circuits and systems.




Fig. 4-1 Standard TTL NAND gate.

Standard TTL

Figure 4-1 shows a TTL NAND gate. The multiple-emitter input transistor is typical of all the gates and circuits in the 7400 series. Each emitter acts like a diode; therefore, Q_1 and the 4-k Ω resistor act like a 2-input AND gate. The rest of the circuit inverts the signal; therefore, the overall circuit acts like a 2-input NAND gate.

The output transistors $(Q_3 \text{ and } Q_4)$ form a totem-pole connection, typical of most TTL devices. Either one or the other is on. When Q_3 is on, the output is high; when Q_4 is on, the output is low. The advantage of a totem-pole connection is its low output impedance.

Ideally, the input voltages A and B are either low (grounded) or high (5 V). If A or B is low, Q_1 saturates. This reduces the base voltage of Q_2 to almost zero. Therefore, Q_2 cuts off, forcing Q_4 to cut off. Under these conditions, Q_3 acts like an emitter follower and couples a high voltage to the output.

On the other hand, when both A and B are high, the collector diode of Q_1 goes into forward conduction; this forces Q_2 and Q_4 into saturation, producing a low output. Table 4-1 summarizes all input and output conditions.

Incidentally, without diode D_1 in the circuit, Q_3 would conduct slightly when the output is low. To prevent this, the diode is inserted; its voltage drop keeps the base-emitter

TABLE 4-1. TWO-INPUT NAND GATE

В	Y
0	1
1	1
0	1
1	0
	0

diode of Q_3 reverse-biased. In this way, only Q_4 conducts when the output is low.

Totem-Pole Output

Why are totem-pole transistors used? Because they produce a low output impedance. Either Q_3 acts like an emitter follower (high output) or Q_4 is saturated (low output). Either way, the output impedance is very low. This is important because it reduces the switching time. In other words, when the output changes from low to high, or vice versa, the low output impedance implies a short RC time constant; this short time constant means that the output voltage can change quickly from one state to the other.

Propagation Delay Time and Power Dissipation

Two quantities needed for our later discussions are power dissipation and propagation delay time. A standard TTL gate has a power dissipation of about 10 mW. It may vary from this value because of signal levels, tolerances, etc., but on the average, it's 10 mW per gate.

The propagation delay time is the amount of time it takes for the output of a gate to change after the inputs have changed. The propagation delay time of a TTL gate is in the vicinity of 10 ns.

Device Numbers

By varying the design of Fig. 4-1 manufacturers can alter the number of inputs and the logic function. The multipleemitter inputs and the totem-pole outputs are still used, no matter what the design. (The only exception is an open collector, discussed later.)

Table 4-2 lists some of the 7400-series TTL gates. For instance, the 7400 is a chip with four 2-input NAND gates in one package. Similarly, the 7402 has four 2-input NOR gates, the 7404 has six inverters, and so on.

TABLE 4-2. STANDARD TTL

Device number	Description	
7400	Quad 2-input NAND gates	
7402	Quad 2-input NOR gates	
7404	Hex inverter	
7408	Quad 2-input AND gates	
7410	Triple 3-input NAND gates	
7411	Triple 3-input AND gates	
7420	Dual 4-input NAND gates	
7421	Dual 4-input AND gates	
7427	Triple 3-input NOR gates	
7430	8-input NAND gate	
7486	Quad 2-input XOR gates	

5400 Series

Any device in the 7400 series works over a temperature range of 0° to 70° C and over a supply range of 4.75 to 5.25 V. This is adequate for commercial applications. The 5400 series, developed for the military applications, has the same logic functions as the 7400 series, except that it works over a temperature range of -55 to 125° C and over a supply range of 4.5 to 5.5 V. Although 5400-series devices can replace 7400-series devices, they are rarely used commercially because of their much higher cost.

High-Speed TTL

The circuit of Fig. 4-1 is called *standard TTL*. By decreasing the resistances a manufacturer can lower the internal time constants; this decreases the propagation delay time. The smaller resistances, however, increase the power dissipation. This variation is known as *high-speed TTL*. Devices of this type are numbered 74H00, 74H01, 74H02, and so on. A high-speed TTL gate has a power dissipation around 22 mW and a propagation delay time of approximately 6 ns.

Low-Power TTL

By increasing the internal resistances a manufacturer can reduce the power dissipation of TTL gates. Devices of this type are called *low-power TTL* and are numbered 74L00, 74L01, 74L02, etc. These devices are slower than standard TTL because of the larger internal time constants. A low-power TTL gate has a power dissipation of approximately 1 mW and a propagation delay time around 35 ns.

Schottky TTL

With standard TTL, high-speed TTL, and low-power TTL, the transistors go into saturation causing extra carriers to flood the base. If you try to switch this transistor from saturation to cutoff, you have to wait for the extra carriers to flow out of the base; the delay is known as the *saturation delay time*.

One way to reduce saturation delay time is with Schottky TTL. The idea is to fabricate a Schottky diode along with each bipolar transistor of a TTL circuit, as shown in Fig. 4-2. Because the Schottky diode has a forward voltage of only 0.4 V, it prevents the transistor from saturating fully.




Fig. 4-2 Schottky diode prevents transistor saturation.

This virtually eliminates saturation delay time, which means better switching speed. This variation is called *Schottky TTL*; the devices are numbered 74S00, 74S01, 74S02, and so forth.

Schottky TTL devices are very fast, capable of operating reliably at 100 MHz. The 74S00 has a power dissipation around 20 mW per gate and a propagation delay time of approximately 3 ns.

Low-Power Schottky TTL

By increasing internal resistances as well as using Schottky diodes manufacturers have come up with the best compromise between low power and high speed: *low-power Schottky TTL*. Devices of this type are numbered 74LS00, 74LS01, 74LS02, etc. A low-power Schottky gate has a power dissipation of around 2 mW and a propagation delay time of approximately 10 ns, as shown in Table 4-3.

Standard TTL and low-power Schottky TTL are the mainstays of the digital designer. In other words, of the five TTL types listed in Table 4-3, standard TTL and low-power Schottky TTL have emerged as the favorites of the digital designers. You will see them used more than any other bipolar types.

4-3 TTL CHARACTERISTICS

7400-series devices are guaranteed to work reliably over a temperature range of 0 to 70°C and over a supply range of 4.75 to 5.25 V. In the discussion that follows, worst case means that the parameters (characteristics like maximum input current, minimum output voltage, and so on) are measured under the worst conditions of temperature and voltage—maximum temperature and minimum voltage for some parameters, minimum temperature and maximum voltage for others, or whatever combination produces the worst values.

Floating Inputs

When a TTL input is low or grounded, a current I_E (conventional direction) exists in the emitter, as shown in

TABLE 4-3. TTL POWER-DELAY VALUES

Туре	Power, mW	Delay time, ns
Low-power	1	35
Low-power Schottky	2	10
Standard	10	10
High-speed	22	6
Schottky	20	3




Fig. 4-3 Open or floating input is the same as a high input.

Fig. 4-3a. On the other hand, when a TTL input is high (Fig. 4-3b), the emitter diode cuts off and the emitter current is approximately zero.

When a TTL input is floating (unconnected), as shown in Fig. 4-3c, no emitter current is possible. Therefore, a floating TTL input is equivalent to a high input. In other words, Fig. 4-3c produces the same output as Fig. 4-3b. This is important to remember. In building circuits any floating TTL input will act like a high input.

Figure 4-3d emphasizes the point. The input is floating and is equivalent to a high input; therefore, the output of the inverter is low.




Fig. 4-4 TTL inverter.

Worst-Case Input Voltages

Figure 4-4 shows a TTL inverter with an input voltage of V_I and an output voltage of V_O . When V_I is 0 V (grounded), the output voltage is high. With TTL devices, we can raise

 V_I to 0.8 V and still have a high output. The maximum low-level input voltage is designated V_{IL} . Data sheets list this worst-case low input as

$$V_{IL} = 0.8 \text{ V}$$

Take the other extreme. Suppose V_I is 5 V in Fig. 4-4. This is a high input; therefore, the output of the inverter is low. V_I can decrease all the way down to 2 V, and the output will still be low. Data sheets list this worst-case high input as

$$V_{IH} = 2 \text{ V}$$

In other words, any input voltage from 2 to 5 V is a high input for TTL devices.

Worst-Case Output Voltages

Ideally, 0 V is the low output, and 5 V is the high output. We cannot attain these ideal values because of internal voltage drops. When the output is low in Fig. 4-4, Q_4 is saturated and has a small voltage drop across it. With TTL devices, any voltage from 0 to 0.4 V is a low output.

When the output is high, Q_3 acts like an emitter follower. Because of the drop across Q_3 , D_1 , and the 130- Ω resistor, the output is less than 5 V. With TTL devices, a high output is between 2.4 and 3.9 V, depending on the supply voltage, temperature, and load.

This means that the worst-case output values are

$$V_{OL} = 0.4 \text{ V}$$
 $V_{OH} = 2.4 \text{ V}$

Table 4-4 summarizes the worst-case values. Remember that they are valid over the temperature range (0 to 70°C) and supply range (4.75 to 5.25 V).

Compatibility

The values shown in Table 4-4 indicate that TTL devices are compatible. This means that the output of a TTL device can drive the input of another TTL device, as shown in Fig. 4-5a. To be specific, Fig. 4-5b shows a low TTL output (0 to 0.4 V). This is low enough to drive the second TTL device because any input less than 0.8 V is a low input.

TABLE 4-4. TTL STATES (WORST CASE)

	Output, V	Input, V
Low	0.4	0.8
High	2.4	2




Fig. 4-5 Sourcing and sinking current.

Similarly, Fig. 4-5c shows a high TTL output (2.4 to 3.9 V). This is more than enough to drive the second TTL because any input greater than 2 V is a high input.

Noise Margin

In the worst case, there is a margin of 0.4-V between the driver and the load in Fig. 4-5b and c. This difference, called the *noise margin*, represents protection against noise. In other words, the connecting wire between a TTL driver and a TTL load may pick up stray noise voltages. As long as these induced voltages are less than 0.4 V, we get no false triggering of the TTL load.

Sourcing and Sinking

When a standard TTL output is low (Fig. 4-5b), an emitter current of approximately 1.6 mA (worst case) exists in the

direction shown. The charges flow from the emitter of Q_1 to the collector of Q_4 . Because it is saturated, Q_4 acts like a *current sink*; charges flow through it to ground like water flowing down a drain.

On the other hand, when a standard TTL output is high (Fig. 4-5c), a reverse emitter current of 40 μ A (worst case) exists in the direction shown. Charges flow from Q₃ to the emitter of Q₁. In this case, Q₃ is acting like a *source*.

Data sheets lists the worst-case input currents as

$$I_{IL} = -1.6 \text{ mA}$$
 $I_{IH} = 40 \text{ }\mu\text{A}$

The minus sign indicates that the current is out of the device; plus means the current is into the device. All data sheets use this convention.

Standard Loading

A TTL device can source current (high output) or it can sink current (low output). Data sheets of standard TTL devices indicate that any 7400-series device can sink up to 16 mA, designated as

$$I_{OL} = 16 \text{ mA}$$

and can source up to 400 µA, designated

$$I_{OH} = -400 \, \mu A$$

(Again, a minus sign means that the current is out of the device and a plus sign means that it's into the device.)


A single TTL load has a low-level input current of 1.6 mA (Fig., 4-5b) and a high-level input current of 40 μ A (Fig. 4-5c). Since the maximum output currents are 10 times as large, we can connect up to 10 TTL emitters to any TTL output.

Figure 4-6a illustrates a low output. Here you see the TTL driver sinking 16 mA, the sum of 10 TTL load currents. In this state, the output voltage is guaranteed to be 0.4 V or less. If you try connecting more than 10 emitters, the output voltage may rise above 0.4 V.

Figure 4-6b shows a high output with the driver sourcing $400 \,\mu\text{A}$ for $10 \,\text{TTL}$ loads of $40 \,\mu\text{A}$ each. For this maximum loading, the output voltage is guaranteed to be 2.4 V or more under worst-case conditions.

Loading Rules

The maximum number of TTL emitters that can be reliably driven under worst-case conditions is called the *fanout*. With standard TTL, the fanout is 10, as shown in Fig. 4-6. Sometimes, we may want to use a standard TTL device to drive low-power Schottky devices. In this case, the fanout increases because low-power Schottky devices have less input current.






Fig. 4-6 Fanout of standard TTL devices: (a) low output; (b) high output.

By examining data sheets for the different TTL types we can calculate the fanout for all possible combinations. Table 4-5 summarizes these fanouts, which may be useful if you ever have to mix TTL types.

Read Table 4-5 as follows. The series numbers have been abbreviated; 74 stands for 7400 series, 74H for 74H00 series, and so forth. Drivers are on the left and loads on

TABLE 4-5. FANOUTS

TTL _	TTL load					
driver	74	74H	74L	74S	74LS	
74	10	8	40	8	20	
74H	12	10	50	10	25	
74L	2	1	20	1	10	
74S	12	10	100	10	50	
74LS	5	4	40	4	20	

the right. Pick the driver, pick the load, and read the fanout at the intersection of the two. For instance, the fanout of a standard device (74) driving low-power Schottky devices (74LS) is 20. As another example, the fanout of a low-power device (74L) driving high-speed devices (74H) is only 1.

4-4 TTL OVERVIEW

Let's take a look at the logic functions available in the 7400 series. This overview will give you an idea of the variety of gates and circuits found in the TTL family. As guide, Appendix 3 lists some of the 7400-series devices. You will find it useful when looking for a device number or logic function.




Fig. 4-7 Three, four, and eight inputs.

NAND Gates

To begin with, the NAND gate is the backbone of the entire series. All devices in the 7400 series are derived from the 2-input NAND gate shown in Fig. 4-1. To produce 3-, 4-, and 8-input NAND gates the manufacturer uses 3-, 4-, and 8-emitter transistors, as shown in Fig. 4-7. Because they are so basic, NAND gates are the least expensive devices in the 7400 series.

NOR Gates

To get other logic functions the manufacturer modifies the basic NAND-gate design. For instance, Fig. 4-8 shows a 2-input NOR gate. Q_1 , Q_2 , Q_3 , and Q_4 are the same as in the basic design. Q_5 and Q_6 have been added to produce ORing. Notice that Q_2 and Q_6 are in parallel, the key to the ORing followed by inversion to get NORing.




Fig. 4-8 TTL NOR gate.

When A and B are both low, Q_1 and Q_5 are saturated; this cuts off Q_2 and Q_6 . Then Q_3 acts like an emitter follower and we get a high output.

If A or B or both are high, Q_1 or Q_5 or both are cut off, forcing Q_2 or Q_6 or both to turn on. When this happens, Q_4 saturates and pulls the output down to a low voltage.

With more transistors, manufacturers can produce 3- and 4-input NOR gates. (A TTL 8-input NOR gate is not available.)

AND and OR Gates

To produce the AND function, another common-emitter stage is inserted before the totem-pole output of the basic NAND gate design. The extra inversion converts the NAND gate to an AND gate. Similarly, another CE stage can be inserted before the totem-pole output of Fig. 4-8; this converts the NOR gate to an OR gate.

Buffer-Drivers

A buffer is a device that isolates two other devices. Typically, a buffer has a high input impedance and a low output impedance. In terms of digital ICs, this means a low input current and a high output current.

Since the output current of a standard TTL gate can be 10 times the input current, a basic gate does a certain amount of buffering (isolating). But it's only when the manufacturer optimizes the design for high output currents that we call a device a buffer or driver.

As an example, the 7437 is a quad 2-input NAND buffer, meaning four 2-input NAND gates optimized to get high output currents. Each gate has the following worst-case values of input and output currents:

$$I_{IL} = -1.6 \text{ mA}$$
 $I_{IH} = 40 \text{ }\mu\text{A}$
 $I_{OL} = 48 \text{ mA}$ $I_{OH} = -1.2 \text{ mA}$

The input currents are the same as those of a standard NAND gate, but the output currents are 3 times as high, which means that the 7437 can drive heavier loads.

Appendix 3 includes several other buffer-drivers.




Fig. 4-9 Seven-segment display.

Encoders and Decoders

A number of TTL chips are available for encoding and decoding data. For instance, the 74147 is a decimal-to-BCD encoder. It has 10 input lines (decimal) and 4 output lines (BCD). As another example, the 74154 is a 1-of-16 decoder. It has 4 input lines (binary) and 16 output lines (hexadecimal).

Seven-segment decoders (7446, 7447, etc.) are useful for decimal displays. They convert a BCD nibble into an output that can drive a seven-segment display. Figure 4-9a illustrates the idea behind a seven-segment LED display. It has seven separate LEDs that allow you to display any digit between 0 and 9. To display a 7, the decoder will turn on LEDs a, b, and c (Fig. 4-9b).

Seven-segment displays are not limited to decimal numbers. For instance, in some microprocessor trainers, seven-segment displays are used to indicate hexadecimal digits. Digits A, C, E, and F are displayed in uppercase form; digit B is shown as a lowercase b (LEDs c, d, e, f, g); and digit D as a lowercase d (LEDs b, c, d, e, g).

Schmitt Triggers

When a computer is running, the outputs of gates are rapidly switching from one state to another. If you look at these signals with an oscilloscope, you see signals that ideally resemble rectangular waves like Fig. 4-10a.

When digital signals are transmitted and later received, they are often corrupted by noise, attenuation, or other factors and may wind up looking like the ragged waveform shown in Fig. 4-10b. If you try to use these nonrectangular signals to drive a gate or other digital device, you get unreliable operation.

This is where the Schmitt trigger comes in. It designed to clean up ragged looking pulses, producing almost vertical





Fig. 4-10 Schmitt trigger produces rectangular output.






Fig. 4-11 (a) Hex Schmitt-trigger inverters; (b) 4-input NAND Schmitt trigger; (c) 2-input NAND Schmitt trigger.

transitions between the low and high state, and vice versa (Fig. 4-10c). In other words, the Schmitt trigger produces a rectangular output, regardless of the input waveform.

The 7414 is a hex Schmitt-trigger inverter, meaning six Schmitt-trigger inverters in one package like Fig. 4-11a. Notice the hysteresis symbol inside each inverter; it designates the Schmitt-trigger function.

Two other TTL Schmitt triggers are available. The 7413 is a dual 4-input NAND Schmitt trigger, two Schmitt-trigger gates like Fig. 4-11b. The 74132 is a quad 2-input NAND Schmitt trigger, four Schmitt-trigger gates like Fig. 4-11c.

Other Devices

The 7400 series also includes a number of other devices that you will find useful, such as AND-OR-INVERT gates

(discussed in the next section), latches and flip-flops (Chap. 7), registers and counters (Chap. 8), and memories (Chap. 9).

4-5 AND-OR-INVERT GATES

Figure 4-12a shows an AND-OR circuit. Figure 4-12b shows the De Morgan equivalent circuit, a NAND-NAND network. In either case, the boolean equation is

$$Y = AB + CD (4-1)$$

Since NAND gates are the preferred TTL gates, we would build the circuit of Fig. 4-12b. NAND-NAND circuits like this are important because with them you can build any desired logic circuit (discussed in Chap. 5).

TTL Devices

Is there any TTL device with the output given by Eq. 4-1? Yes, there are some AND-OR gates but they are not easily derived from the basic NAND-gate design. The gate that is easy to derive and comes close to having an expression like Eq. 4-1 is the AND-OR-INVERT gate shown in Fig. 4-12c. In other words, a variety of circuits like this are available on chips. Because of the inversion, the output has an equation of




Fig. 4-12 (a) and-or circuit; (b) nand-nand circuit; (c) and-or-invert circuit.




Fig. 4-13 AND-OR-INVERT schematic diagram.

Figure 4-13 shows the schematic diagram of a TTL AND-OR-INVERT gate. Q_1 , Q_2 , Q_3 , and Q_4 form the basic 2-input NAND gate of the 7400 series. By adding Q_5 and Q_6 we convert the basic NAND gate to an AND-OR-INVERT gate.

 Q_1 and Q_5 act like 2-input AND gates; Q_2 and Q_6 produce ORing and inversion. Because of this, the circuit is logically equivalent to Fig. 4-12c.

In Table 4-6, listing the AND-OR-INVERT gates available in the 7400 series, 2-wide means two AND gates across, 4-wide means four AND gates across, and so on. For instance, the 7454 is a 2-input 4-wide AND-OR-INVERT gate like Fig. 4-14*a*; each AND gate has two inputs (2-input) and there are four AND gates (4-wide). Figure 4-14*b* shows the 7464; it is a 2-2-3-4-input 4-wide AND-OR-INVERT gate.

When we want the output given by Eq. 4-1, we can connect the output of a 2-input 2-wide AND-OR-INVERT gate to another inverter. This cancels out the internal inversion, giving us the equivalent of an AND-OR circuit (Fig. 4-12a) or a NAND-NAND network (Fig. 4-12b).

Expandable AND-OR-INVERT Gates

The widest AND-OR-INVERT gate available in the 7400 series is 4-wide. What do we do when we need a 6- or 8-wide circuit? One solution is to use an *expandable* AND-OR-INVERT gate.

TABLE 4-6. AND-OR-INVERT GATES

Device	Description	
7451	Dual 2-input 2-wide	
7454	2-input 4-wide	
7459	Dual 2-3 input 2-wide	
7464	2-2-3-4 input 4-wide	




Fig. 4-14 Examples of AND-OR-INVERT circuits.

Figure 4-15a shows the schematic diagram of an expandable AND-OR-INVERT gate. The only difference between this and the preceding AND-OR-INVERT gate (Fig. 4-13) is collector and emitter tie points brought outside the package. Since Q_2 and Q_6 are the key to the ORing operation, we are being given access to the internal ORing function. By connecting other gates to these new inputs we can expand the width of the AND-OR-INVERT gate.

Figure 4-15*b* shows the logic symbol for an expandable AND-OR-INVERT gate. The arrow input represents the emitter, and the bubble stands for the collector. Table 4-7 lists the expandable AND-OR-INVERT gates in the 7400 series.

Expanders

What do we connect to the collector and emitter inputs of an expandable gate? The output of an *expander* like Fig. 4-16a. The input transistor acts like a 4-input AND gate. The output transistor is a phase splitter; it produces two

TABLE 4-7. EXPANDABLE AND-OR-INVERT GATES

Device	Description	
7450	Dual 2-input 2-wide	
7453	2-input 4-wide	
7455	4-input 2-wide	




Fig. 4-15 (a) Expandable AND-OR-INVERT gate; (b) logic symbol.




Fig. 4-16 (a) Expander; (b) symbol for expander; (c) expander driving expandable AND-OR-INVERT gate; (d) AND-OR-INVERT circuit; (e) expandable AND-OR-INVERT with two expanders.

output signals, one in phase (emitter) and the other inverted (collector). Figure 4-16b shows the symbol of a 4-input expander.

Visualize the outputs of Fig. 4-16a connected to the collector and emitter inputs of Fig. 4-15a. Then Q_8 is in parallel with Q_2 and Q_6 . Figure 4-16c shows the logic circuit. This means that the expander outputs are being ORed with the signals of the AND-OR-INVERT gate. In other


words, Fig. 4-16c is equivalent to the AND-OR-INVERT circuit of Fig. 4-16d.

We can connect more expanders. Figure 4-16e shows two expanders driving the expandable gate. Now we have a 2-2-4-4-input 4-wide AND-OR-INVERT circuit.

The 7460 is a dual 4-input expander. The 7450, a dual expandable AND-OR-INVERT gate, is designed for use with up to four 7460 expanders. This means that we can add two more expanders in Fig. 4-16e to get a 2-2-4-4-4-input 6-wide AND-OR-INVERT circuit.

4-6 OPEN-COLLECTOR GATES

Instead of a totem-pole output, some TTL devices have an *open-collector* output. This means they use only the lower transistor of a totem-pole pair. Figure 4-17a shows a 2-input NAND gate with an open-collector output. Because the collector of Q_4 is open, a gate like this won't work properly until you connect an external *pull-up* resistor, shown in Fig. 4-17b.






Fig. 4-17 Open-collector TTL: (a) circuit; (b) with pull-up resistor.

The outputs of open-collector gates can be wired together and connected to a common pull-up resistor. This is known as WIRE-OR. The big disadvantage of open-collector gates is their slow switching speed.

Open-collector gates are virtually obsolete because a new device called the *three-state switch* appeared in the early 1970s. Section 8-8 discusses three-state switches in detail.

4-7 MULTIPLEXERS

Multiplex means "many into one." A multiplexer is a circuit with many inputs but only one output. By applying control signals we can steer any input to the output.

Data Selection

Figure 4-18 shows a 16-to-1 multiplexer, also called a *data* selector. The input data bits are D_0 to D_{15} . Only one of these is transmitted to the output. Control word ABCD determines which data bit is passed to the output. For instance, when

$$ABCD = 0000$$

the upper AND gate is enabled but all other AND gates are disabled. Therefore, data bit D_0 is transmitted to the output, giving

$$Y = D_0$$

If the control word is changed to

$$ABCD = 1111$$

the bottom gate is enabled and all other gates are disabled. In this case,

$$Y = D_{15}$$

Boolean Function Generator

Digital design often starts with a truth table. The problem then is to come up with an equivalent logic circuit. Multiplexers give us a simple way to transform a truth table into an equivalent logic circuit. The idea is to use input data bits that are equal to the desired output bits of the truth table.

For example, look at the truth table of Table 4-8. When the input word ABCD is 0000, the output is 0; when ABCD

TABLE 4-8

A	В	С	D	Y
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0




Fig. 4-18 A 16-to-1 multiplexer.




Fig. 4-19 Generating a boolean function.

= 0001, the output is 1; when ABCD = 0010, the output is 0; and so on. Figure 4-19 shows how to set up a multiplexer with the foregoing truth table. When ABCD = 0000, data bit 0 is steered to the output; when ABCD = 0001, data bit 1 is steered to the output; when ABCD = 0010, data bit 0 is steered to the output; and so forth. As a result, the truth table of this circuit is the same as Table 4-8.

Universal Logic Circuit

The 74150 is a 16-to-1 multiplexer. This TTL device is a universal logic circuit because you can use it to get the hardware equivalent of any four-variable truth table. In other words, by changing the input data bits the same IC can be made to generate thousands of different truth tables.

Multiplexing Words

Figure 4-20 illustrates a *word multiplexer* that has two input words and one output word. The input word on the left is $L_3L_2L_1L_0$ and the one on the right is $R_3R_2R_1R_0$. The control signal labeled *RIGHT* selects the input word that will be transmitted to the output. When *RIGHT* is low, the four NAND gates on the left are activated; therefore,

$$\mathbf{OUT} = \mathbf{L}_3 \mathbf{L}_2 \mathbf{L}_1 \mathbf{L}_0$$

When RIGHT is high,

$$\mathbf{OUT} = \mathbf{R_3}\mathbf{R_2}\mathbf{R_1}\mathbf{R_0}$$

The 74157 is TTL multiplexer with an equivalent circuit like Fig. 4-20. Appendix 3 lists other multiplexers available in the 7400 series.




Fig. 4-20 Nibble multiplexer.

GLOSSARY

bipolar Having two types of charge carriers: free electrons and holes.

chip A small piece of semiconductor material. Sometimes, chip refers an IC device including its pins.

fanout The maximum number of TTL loads that a TTL device can drive reliably over the specified temperature range.

low-power Schottky TTL A modification of standard TTL

in which larger resistances and Schottky diodes are used. The increased resistances decrease the power dissipation, and the Schottky diodes increase the speed.

multiplexer A circuit with many inputs but only one output. Control signals select which input reaches the output. noise margin The amount of noise voltage that causes unreliable operation. With TTL it is 0.4 V. As long as noise voltages induced on connecting lines are less than 0.4 V, the TTL devices will work reliably.

saturation delay time The time delay encountered when a transistor tries to come out of the saturation region. When the base drive switches from high to low, a transistor cannot instantaneously come out of saturation; extra carriers that flooded the base region must first flow out of the base.

bipolar families.

Schmitt trigger A digital circuit that produces a rectangular output from any input large enough to drive the Schmitt trigger. The input waveform may be sinusoidal, triangular, distorted, and so on. The output is always rectangular.

sink A place where something is absorbed. When saturated, the lower transistor in a totem-pole output acts like a current sink because conventional charges flow through the transistor to ground.

source A place where something originates. The upper transistor of a totem-pole output acts like a source because charges flow out of its emitter into the load.

standard TTL The initial TTL design with resistance values that produce a power dissipation of 10 mW per gate and a propagation delay time of 10 ns.

SELF-TESTING REVIEW

Reac Ansv	d each of the following and provide the missing words. wers appear at the beginning of the next question.	7.	(Schottky, Schottky) 7400-series devices are guaranteed to work reliably over a range of 0
 2. 	Small-scale integration, abbreviated, refers to fewer than 12 gates on the same chip. Medium-scale integration (MSI) means 12 to 100 gates per chip. And large-scale integration (LSI) refers to more than gates per chip. (SSI, 100) The two basic technologies for digital ICs are bipolar and MOS. Bipolar technology is preferred for and, whereas MOS technology is better suited to LSI. The reason MOS dominates the LSI field is that more	8. 9.	to 70°C and over a voltage range of 4.75 to 5.25 V. A floating TTL input has the same effect as a input. (temperature, high) A TTL device can sink up to 16 mA and can source up to 400 µA. The maximum number of TTL loads a TTL device can drive is called the With standard TTL, the fanout equals (standard, fanout, 10) A buffer is a device that isolates other devices. Typically, a buffer has a high
3.	can be fabricated on the same chip area. (SSI, MSI, MOSFETs) Some of the bipolar families include DTL, TTL, and ECL has become the most widely used bipolar family is the fastest logic family; it's used in high-speed	10.	input impedance and a output impedance. In terms of digital ICs, this means a input current and a high output current capability. (low, low) A Schmitt trigger is a digital circuit that produces a output regardless of the in-
4.	applications. (TTL, ECL) Some of the MOS families are PMOS, NMOS, and CMOS dominates the LSI field, and is used extensively where	11.	put waveform. It is used to clean up ragged looking pulses that have been distorted during transmission from one place to another. (rectangular) A multiplexer is a circuit with many
5.	lowest power consumption is necessary. (NMOS, CMOS) The 7400 series, also called standard TTL, contains a variety of SSI and chips that allow us to build all kinds of digital circuits and systems. Standard TTL has a multiple-emitter input transistor and a output. The totem-pole output produces a low output impedance in either state.		inputs but only one output. It is also called a data selector because data can be steered from one of the inputs to the output. A 74150 is a 16-to-1 multiplexer. With this TTL device you can implement the logic circuit for any four-variable truth table.
	(MSI, totem-pole) Besides standard TTL, there is high-speed TTL, low-power TTL, Schottky TTL, and low-power TTL. Standard TTL and low-power TTL have become the favorites of digital designers, used more than any other		




Fig. 4-21

- 4-1. In Fig. 4-21 a grounded input means that almost the entire supply voltage appears across the 4-k Ω resistor. Allowing 0.7 V for the emitter-base voltage of Q_1 , how much input emitter current is there with a grounded input? The supply voltage can be as high as 5.25 V and the 4-k Ω resistance can be a low as 3.28 k Ω . What is the input emitter current in this case?
- **4-2.** What is the fanout of a 74S00 device when it drives low-power TTL loads?
- **4-3.** What is the fanout of a low-power Schottky device driving standard TTL devices?
- **4-4.** Section 4-4 gave the input and output currents for a 7437 buffer. What is the fanout of a 7437 when it drives standard TTL loads?




Fig. 4-22

- 4-5. A seven-segment decoder is driving a LED display like Fig. 4-22a. Which LEDs are on when digit 8 appears? Which LEDs are on when digit 4 appears?
- **4-6.** Section 4-7 described the 74150, a 16-to-1 multiplexer. Refer to Fig. 4-23 and indicate the values the D_0 to D_{15} inputs of a 74150 should have to reproduce the following truth table: The output is high when ABCD = 0000, 0100, 0111, 1100, and 1111; the output is low for all other inputs.
- **4-7.** What is propagation delay?
- **4-8.** Why are 5400 series devices not normally used in commercial applications?
- **4-9.** What do Schottky devices virtually eliminate which makes their high switching speeds possible?
- **4-10.** What is the noise margin of TTL devices?





Fig. 4-23



BOOLEAN ALGEBRA AND KARNAUGH MAPS

This chapter discusses boolean algebra and *Karnaugh maps*, topics needed by the digital designer. Digital design usually begins by specifying a desired output with a truth table. The question then is how to come up with a logic circuit that has the same truth table. Boolean algebra and Karnaugh maps are the tools used to transform a truth table into a practical logic circuit.

5-1 BOOLEAN RELATIONS

What follows is a discussion of basic relations in boolean algebra. Many of these relations are the same as in ordinary algebra, which makes remembering them easy.

Commutative, Associative, and Distributive Laws

Given a 2-input OR gate, you can transpose the input signals without changing the output (see Fig. 5-1a). In boolean terms

$$A + B = B + A \tag{5-1}$$

Similarly, you can transpose the input signals to a 2-input AND gate without affecting the output (Fig. 5-1b). The boolean equivalent of this is

$$AB = BA (5-2)$$

The foregoing relations are called commutative laws.

The next group of rules are called the *associative laws*. The associative law for ORing is

$$A + (B + C) = (A + B) + C$$
 (5-3)




Fig. 5-1 Commutative, associative, and distributive laws.

Figure 5-1c illustrates this rule. The idea is that how you group variables in an oring operation has no effect on the output. For either gate in Fig. 5-1c the output is

$$Y = A + B + C$$

Similarly, the associative law for ANDing is

$$A(BC) = (AB)C (5-4)$$

Figure 5-1d illustrates this rule. How you group variables in ANDing operations has no effect on the output. For either gate of Fig. 5-1d the output is

$$Y = ABC$$

The distributive law states that

$$A(B + C) = AB + AC \tag{5-5}$$

This is easy to remember because it's identical to ordinary algebra. Figure 5-1e shows the meaning in terms of gates.

OR Operations

The next four boolean relations are about OR operations. Here is the first:

$$A + 0 = A \tag{5-6}$$

This says that a variable ORed with 0 equals the variable. For better grasp of this idea, look at Fig. 5-2a. (The solid arrow stands for "implies.") The two cases on the left imply the case on the right. In other words, if the variable is 0, the output is 0 (left gate); if the variable is 1, the output is 1 (middle gate); therefore, a variable ORed with 0 equals the variable (right gate).

Another boolean relation is

$$A + A = A \tag{5-7}$$

which is illustrated in Fig. 5-2b. You can see what happens. If A is 0, the output is 0; if A is 1, the output is 1; therefore, a variable ORed with itself equals the variable.

Figure 5-2c shows the next boolean rule:

$$A + 1 = 1 (5-8)$$

In a nutshell, if one input to an OR gate is 1, the output is 1 regardless of the other input.

Finally, we have

$$A + \overline{A} = 1 \tag{5-9}$$

shown in Fig. 5-2d. In this case, a variable ored with its complement equals 1.

AND Operations

The first AND relation to know about is

$$A \cdot 1 = A \tag{5-10}$$

illustrated in Fig. 5-3a. If A is 0, the output is 0; if A is 1, the output is 1; therefore, a variable ANDed with 1 equals the variable.

Another relation is

$$A \cdot A = A \tag{5-11}$$




Fig. 5-2 OR relations.




Fig. 5-3 AND relations.

shown in Fig. 5-3b. In this case, a variable ANDed with itself equals the variable.

Figure 5-3c illustrates this relation

$$A \cdot 0 = 0 \tag{5-12}$$

The rule is clear. If one input to an AND gate is 0, the output is 0 regardless of the other input.

The last AND rule is

$$A \cdot \overline{A} = 0 \tag{5-13}$$

As shown in Fig. 5-3d, a variable ANDed with its complement produces a 0 output.

Double Inversion and De Morgan's Theorems

The double-inversion rule is

$$\overline{\overline{A}} = A \tag{5-14}$$

which says that the double complement of a variable equals the variable. Finally, there are the De Morgan theorems discussed in Chap. 3:

$$\overline{A + B} = \overline{A}\overline{B}$$
 (5-15)
$$\overline{AB} = \overline{A} + \overline{B}$$
 (5-16)

$$\overline{AB} = \overline{A} + \overline{B} \tag{5-16}$$

You should memorize Eqs. 5-1 to 5-16 because they are used frequently in design work.

Duality Theorem

We state the duality theorem without proof. Starting with a boolean relation, you can derive another boolean relation by

- 1. Changing each OR sign to an AND sign
- Changing each AND sign to an OR sign
- Complementing each 0 and 1

For instance, Eq. 5-6 says that

$$A + 0 = A$$

The dual relation is

$$A \cdot 1 = A$$

This is obtained by changing the OR sign to an AND sign, and by complementing the 0 to get a 1.

The duality theorem is useful because it sometimes produces a new boolean relation. For example, Eq. 5-5 states that

$$A(B + C) = AB + AC$$

By changing each OR and AND operation we get the dual relation

$$A + BC = (A + B)(A + C)$$

This is a new boolean relation, not previously discussed. (If you want to prove it, construct the truth table for the left and right members of the equation. The two truth tables will be identical.)

Summary

For future reference, here are some boolean relations and their duals:

$$A + B = B + A$$

$$A + (B + C) = (A + B) + C$$

$$A(B + C) = AB + AC$$

$$A + BC = (A + B)(A + C)$$

$$A + BC = (A + B)(A + C)$$

$$A + A = A$$

$$A + B = A$$

$$A + AB = A$$

$$AB = AB$$

5-2 SUM-OF-PRODUCTS METHOD

Digital design often starts by constructing a truth table with a desired output (0 or 1) for each input condition. Once you have this truth table, you transform it into an equivalent logic circuit. This section discusses the *sum-of-products method*, a way of deriving a logic circuit from a truth table.




Fig. 5-4 Fundamental products.

Fundamental Products

Figure 5-4 shows the four possible ways to AND two input signals and their complements. In Fig. 5-4a the inputs are \overline{A} and \overline{B} . Therefore, the output is

$$Y = \overline{A}\overline{B}$$

The output is high only when A = 0 and B = 0.

Figure 5-4b shows another possibility. Here the inputs are \overline{A} and B; so the output is

$$Y = \overline{A}B$$

TABLE 5-1. TWO VARIABLES

A	В	Fundamental product
0	0	$\overline{A}\overline{B}$
0	1	$\overline{A}B$
1	0	$A\overline{B}$
1	1	AB

In this case, the output is 1 only when A=0 and B=1. In Fig. 5-4c the inputs are A and \overline{B} . The output

$$Y = A\overline{B}$$

is high only when A = 1 and B = 0. Finally, in Fig. 5-4d the inputs are A and B. The output

$$Y = AB$$

is 1 only when A = 1 and B = 1.

Table 5-1 summarizes the four possible ways to AND two signals in complemented or uncomplemented form. The logical products \overline{AB} , \overline{AB} , \overline{AB} , and \overline{AB} are called fundamental products because each produces a high output for its corresponding input. For instance, \overline{AB} is a 1 when A is 0 and B is 0, \overline{AB} is a 1 when A is 0 and B is 1, and so forth.

Three Variables

A similar idea applies to three signals in complemented and uncomplemented form. Given A, B, C, and their complements, there are eight fundamental products: \overline{ABC} , \overline{ABC} , and \overline{ABC} . Table 5-2 lists each input possibility and its fundamental product. Again notice this property: each fundamental product is high for the corresponding input. This means that \overline{ABC} is a 1 when \overline{ABC} is 0, \overline{ABC} is 0, and \overline{C} is 0; \overline{ABC} is a 1 when \overline{ABC} is 0, and \overline{C} is 1; and so on.

TABLE 5-2. THREE VARIABLES

A	В	<i>C</i>	Fundamental product
0	0	0	$\overline{A}\overline{B}\overline{C}$
0	0	1	$\overline{A}\overline{B}C$
0	1	0	$\overline{A}B\overline{C}$
0	1	1	$\overline{A}BC$
1	0	0	$A\overline{B}\overline{C}$
1	0	1	$A\overline{B}C$
1	1	0	$AB\overline{C}$
1	1	1	ABC

Four Variables

When there are 4 input variables, there are 16 possible input conditions, 0000 to 1111. The corresponding fundamental products are from \overline{ABCD} through ABCD. Here is a quick way to find the fundamental product for any input condition. Whenever the input variable is 0, the same variable is complemented in the fundamental product. For instance, if the input condition is 0110, the fundamental product is \overline{ABCD} . Similarly, if the input is 0100, the fundamental product is \overline{ABCD} .

Deriving a Logic Circuit

To get from a truth table to an equivalent logic circuit OR the fundamental products for each input condition that produces a high output. For example, suppose you have a truth table like Table 5-3. The fundamental products are listed for each high output. By ORing these products you get the boolean equation

$$Y = \overline{A}B\overline{C} + A\overline{B}C + AB\overline{C} + ABC \tag{5-17}$$

This equation implies four AND gates driving an OR gate. The first AND gate has inputs of \overline{A} , B, and \overline{C} ; the second AND gate has inputs of A, B, and \overline{C} ; the third AND gate has inputs of A, B, and \overline{C} ; the fourth AND gate has inputs of A, B, and C. Figure 5-5 shows the corresponding logic circuit. This AND-OR circuit has the same truth table as Table 5-3.

As another example of the sum-of-products method, look at Table 5-4. Find each output 1 and write its fundamental product. The resulting products are \overline{ABCD} , \overline{ABCD} , and \overline{ABCD} . This means that the boolean equation is

$$Y = \overline{A}\overline{B}CD + \overline{A}BCD + A\overline{B}\overline{C}D \tag{5-18}$$

This equation implies that three AND gates are driving an OR gate. The first AND gate has inputs of \overline{A} , \overline{B} , C, and D; the second has inputs of \overline{A} , B, C, and D; the third has




Fig. 5-5 Sum-of-products circuit.

TABLE 5-3

A	В	C	Y
0	0	0	0
0	0	1	0
0	1	0	$1 \to \overline{A}B\overline{C}$
0	1	1	0
1	0	0	0
1	0	1	$1 \rightarrow A\overline{B}C$
1	1	0	$1 \rightarrow AB\overline{C}$
1	1	1	$1 \rightarrow ABC$

TABLE 5-4

A	В	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0





Fig. 5-6


inputs of A, \overline{B} , \overline{C} , and D. Figure 5-6 is the equivalent logic circuit.

The sum-of-products method always works. You OR the fundamental products of each high output in the truth table. This gives an equation which you can transform into an AND-OR network that is the circuit equivalent of the truth table.

5-3 ALGEBRAIC SIMPLIFICATION

After obtaining a sum-of-products equation as described in the preceding section, the thing to do is to simplify the circuit if possible. One way to do this is with boolean algebra. Here is the approach. Starting with the boolean equation for the sum-of-products circuit, you try to rearrange and simplify the equation as much as possible using the boolean rules of Sec. 5-1. The simplified boolean equation means a simpler logic circuit. This section will give you examples.







A preliminary guide for comparing the simplicity of one logic circuit with another is to count the number of *input gate leads*; the circuit with fewer input gate leads is usually easier to build. For instance, the AND-OR circuit of Fig. 5-7a has a total of 15 input gate leads (4 on each AND gate and 3 on the OR gate). The AND-OR circuit of Fig. 5-7b, on the other hand, has a total of 9 input gate leads. The AND-OR circuit of Fig. 5-7b is simpler than the AND-OR circuit of Fig. 5-7a because it has fewer input gate leads.

A bus is a group of wires carrying digital signals. The 8-bit bus of Fig. 5-7a transmits variables A, B, C, D and their complements \overline{A} , \overline{B} , \overline{C} , and \overline{D} . In the typical microcomputer, the microprocessor, memory, and I/O units exchange data by means of buses.


Factoring to Simplify


One way to reduce the number of input gate leads is to factor the boolean equation if possible. For instance, the boolean equation

$$Y = A\overline{B} + AB \tag{5-19}$$

has the equivalent logic circuit shown in Fig. 5-8a. This circuit has six input gate leads. By factoring Eq. 5-19 we get

$$Y = A(\overline{B} + B)$$








Fig. 5-8

The equivalent logic circuit for this is shown in Fig. 5-8b; it has only four input gate leads.

Recall that a variable ored with its complement always equals 1; therefore,

$$Y = A(\overline{B} + B) = A \cdot 1 = A$$

To get this output, all we need is a connecting wire from the input to the output, as shown in Fig. 5-8c. In other words, we don't need any gates at all.

Another Example


Here is another example of how factoring can simplify a boolean equation and its corresponding logic circuit. Suppose we are given

$$Y = AB + AC + BD + CD \tag{5-20}$$

In this equation, two variables at a time are being ANDed. The logical products are then ORed to get the final output. Figure 5-9a shows the corresponding logic circuit. It has 12 input gate leads.

We can factor and rearrange Eq. 5-20 as

$$Y = A(B + C) + D(B + C)$$






Fig. 5-9

or as Y = (A + D)(B + C) (5-21)

In this case, the variables are first ORed, then the logical sums are ANDed. Figure 5-9b illustrates the logic circuit. Notice it has only six input gate leads and is simpler than the circuit of Fig. 5-9a.

Final Example

In Sec. 5-2 we derived this sum-of-products equation from a truth table:

$$Y = \overline{ABCD} + \overline{ABCD} + A\overline{BCD}$$
 (5-22)

Figure 5-7a shows the sum-of-products circuit. It has 15 input gate leads. We can factor the equation as

$$Y = \overline{A}CD(\overline{B} + B) + A\overline{B}\overline{C}D$$

or as

$$Y = \overline{A}CD + A\overline{B}\overline{C}D \tag{5-23}$$

Figure 5-7b shows the equivalent logic circuit; it has only nine input gate leads.

In general, one approach in digital design is to transform a truth table into a sum-of-products equation, which you then simplify as much as possible to get a practical logic circuit.

5-4 KARNAUGH MAPS

Many engineers and technicians don't simplify equations with boolean algebra. Instead, they use a method based on *Karnaugh maps*. This section tells you how to construct a Karnaugh map.




Fig. 5-10 Two-variable Karnaugh map.

Two-Variable Map

Suppose you have a truth table like Table 5-5. Here's how to construct the Karnaugh map. Begin by drawing Fig. 5-10a. Note the order of the variables and their complements; the vertical column has \overline{A} followed by A, and the horizontal row has \overline{B} followed by B.

Next, look for output 1s in Table 5-5. The first 1 output to appear is for the input of A = 1 and B = 0. The fundamental product for this is $A\overline{B}$. Now, enter a 1 on the Karnaugh map as shown in Fig. 5-10b. This 1 represents the product $A\overline{B}$ because the 1 is in the A row and the \overline{B} column.

Similarly, Table 5-5 has an output 1 appearing for an input of A = 1 and B = 1. The fundamental product for this is AB. When you enter a 1 on the Karnaugh map to represent AB, you get the map of Fig. 5-10c.

The final step in the construction of the Karnaugh map is to enter 0s in the remaining spaces. Figure 5-10d shows how the Karnaugh map looks in its final form.

Here's another example of a two-variable map. In the truth table of Table 5-6, the fundamental products are \overline{AB} and $A\overline{B}$. When 1s are entered on the Karnaugh map for these products and 0s for the remaining spaces, the completed map looks like Fig. 5-10e.

TABLE 5-5			TABLE 5-6			
	В	Y	A	В	Y	
0	0	0	0	0	0	
0	1	0	0	1	1	
1	0	1	1	0	1	
1	1	1	1	1	0	

	- c	С		\bar{c}	С		_	Ē	С
ĀĒ			ĀB				ĀĒ	0	0
ĀВ	i		ĀB	1			ĀВ	1	0
AB	!		АВ	1	1		AB	1	1
$A\bar{B}$			$A\overline{B}$				ΑB	0	0
	(a)		'	(b	,	ı		- (c	

Fig. 5-11 Three-variable Karnaugh map.

Three-Variable Map

Suppose you have a truth table like Table 5-7. Begin by drawing Fig. 5-11a. It is especially important to notice the order of the variables and their complements. The vertical column is labeled \overline{AB} , \overline{AB} , AB, and $A\overline{B}$. This order is not a binary progression; instead it follows the order of 00, 01, 11, and 10. The reason for this is explained in the derivation of the Karnaugh method; briefly, it's done so that only one variable changes from complemented to uncomplemented form (or vice versa).

Next, look for output 1s in Table 5-7. The fundamental products for these 1 outputs are $\overline{A}B\overline{C}$, $AB\overline{C}$, and ABC. Enter these 1s on the Karnaugh map (Fig. 5-11b). The final step is to enter 0s in the remaining spaces (Fig. 5-11c). This Karnaugh map is useful because it shows the fundamental products needed for the sum-of-products circuit.

TABLE 5-7

A	В	C	Y	
0	0	0	0	
0	0	1	0	
0	1	0	1	
0	1	1	0	
1	0	0	0	
1	0	1	0	
1	1	0	1	
1	1	1	1	




Fig. 5-12 Four-variable Karnaugh map.

Four-Variable Map

Many MSI circuits process binary words of 4 bits each (nibbles). For this reason, logic circuits are often designed to handle four variables (or their complements). This is why the four-variable map is the most important.

Here's an example of constructing a four-variable map. Suppose you have the truth table of Table 5-8. The first step is to draw the blank map of Fig. 5-12a. Again, notice the progression. The vertical column is labeled \overline{AB} , \overline{AB} ,

TABLE 5-8

A	В	C	D	Y	
0	0	0	0	0	
0	0	0	1	1	
0	0	1	0	0	
0	0	1	1	0	
0	1	0	0	0	
0	1	0	1	0	
0	1	1	0	1	
0	1	1	1	1	7 1
1	0	0	0	0	
1	0	0	1	0	
1	0	1	0	0	
1	0	1	1	0	
1	1	0	0	0	
1	1	0	1	0	
1	1	1	0	1	
1	1	1	1	0	

AB, and $A\overline{B}$. The horizontal row is labeled \overline{CD} , \overline{CD} , CD, and $C\overline{D}$.

In Table 5-8 the output 1s have these fundamental products: \overline{ABCD} , \overline{ABCD} , \overline{ABCD} , and $ABC\overline{D}$. After entering 1s on the Karnaugh map, you will have Fig. 5-12b. The final step of filling in 0s results in the completed map of Fig. 5-12c.

5-5 PAIRS, QUADS, AND OCTETS

There is a way of using the Karnaugh map to get simplified logic circuits. But before you can understand how this is done, you will have to learn the meaning of *pairs*, *quads*, and *octets*.




Fig. 5-13 Pairs on a Karnaugh map.

Pairs

The map of Fig. 5-13a contains a pair of 1s that are horizontally adjacent. The first 1 represents the product ABCD; the second 1 stands for the product $ABC\overline{D}$. As we move from the first 1 to the second 1, only one variable

goes from uncomplemented to complemented form $(D \text{ to } \overline{D})$. The other variables don't change form (A, B, and C remain uncomplemented). Whenever this happens, you can eliminate the variable that changes form.

Algebraic Proof

The sum-of-products equation corresponding to Fig. 5-13a is

$$Y = ABCD + ABC\overline{D}$$

which factors into

$$Y = ABC(D + \overline{D})$$

Since D is ored with \overline{D} , the equation reduces to

$$Y = ABC$$

A pair of adjacent 1s is like those of Fig. 5-13a always means that the sum-of-products equation will have a variable and a complement that drop out.

For easy identification, it is customary to encircle a pair of adjacent 1s, as shown in Fig. 5-13b. Then when you look at the map, you can tell at a glance that one variable and its complement will drop out of the boolean equation. In other words, an encircled pair of 1s like those of Fig. 5-13b no longer stands for the ORing of two separate products, ABCD and $ABC\overline{D}$. The encircled pair should be visualized instead as representing a single reduced product ABC.

Here's another example. Figure 5-13c shows a pair of 1s that are vertically adjacent. These 1s correspond to the product $ABC\overline{D}$ and $A\overline{B}C\overline{D}$. Notice that only one variable changes from uncomplemented to complemented form $(B \text{ to } \overline{B})$; all other variables retain their original form. Therefore, $B \text{ and } \overline{B}$ drop out. This means that the encircled pair of Fig. 5-13c represents $AC\overline{D}$.

From now on, whenever you see a pair of adjacent 1s, eliminate the variable that goes from complemented to uncomplemented form. A glance at Fig. 5-13d indicates that B changes form; therefore, the pair of 1s represents \overline{ACD} . Likewise, D changes form in Fig. 5-13e; so the pair of 1s stands for $A\overline{BC}$.

If more than one pair exists on a Karnaugh map, you can OR the simplified products to get the boolean equation. For instance, the lower pair of Fig. 5-13f represents $A\overline{CD}$. The upper pair stands for \overline{ABD} . The corresponding boolean equation for this map is

$$Y = A\overline{C}\overline{D} + \overline{A}BD$$

The Quad

A quad is a group of four 1s that are end to end, as shown in Fig. 5-14a, or in the form of a square, as shown in Fig.

5-14b. When you see a quad, always encircle it because it leads to a simpler product. In fact, a quad means that two variables and their complements drop out of the boolean equation.

Here's why a quad eliminates two variables. Visualize the four 1s of Fig. 5-14a as two pairs (Fig. 5-14c). The first pair represents $AB\overline{C}$; the second pair stands for ABC. The boolean equation for these two pairs is

$$Y = AB\overline{C} + ABC$$

This factors into

$$Y = AB(\overline{C} + C)$$

which reduces to


$$Y = AB$$

So the quad of Fig. 5-14a represents a product where two variables and their complements drop out.

A similar proof applies to all quads. There's no need to go through the algebra again. Merely determine which variables go from complemented to uncomplemented form; these are the variables that drop out.

For instance, look at the quad of Fig. 5-14b. Pick any 1 as a starting point. When you move horizontally, D is the variable that changes form. When you move vertically, B changes form. Therefore, the simplified equation is

$$Y = AC$$






Fig. 5-14 Quads on a Karnaugh map.




Fig. 5-15 Octets on a Karnaugh map.

The Octet

An *octet* is a group of eight adjacent 1s like those of Fig. 5-15a. An octet always eliminates three variables and their complements. Here's why. Visualize the octet as two quads (Fig. 5-15b). The equation for these two quads is

$$Y = A\overline{C} + AC$$

Factoring gives

$$Y = A(\overline{C} + C)$$

But this reduces to

$$Y = A$$

So the octet of Fig. 5-15a means that three variables and their complements drop out of the corresponding product.

A similar proof applies to any octet. From now on, don't bother with the algebra. Just step through the 1s of the octet and determine which three variables change form. These are the variables that drop out.


5-6 KARNAUGH SIMPLIFICATIONS

You have seen how a pair eliminates one variable, a quad eliminates two variables, and an octet eliminates three variables. Because of this, you should encircle the octets first, the quads second, and the pairs last. In this way, the greatest simplification takes place.

An Example

Suppose you've translated a truth table into the Karnaugh map shown in Fig. 5-16a. Look for octets first. There are none. Next, look for quads. There are two. Finally, look for pairs. There is one. If you do it correctly, you arrive at Fig. 5-16b.

The pair represents the simplified product \overline{ABD} , the lower quad stands for $A\overline{C}$, and the quad on the right






Fig. 5-16

represents $C\overline{D}$. By ORing these simplified products, you get the boolean equation for the map

$$Y = \overline{A}\overline{B}D + A\overline{C} + C\overline{D} \tag{5-24}$$

Overlapping Groups

When you encircle groups, you are allowed to use the same 1 more than once. Figure 5-17a illustrates the idea. The simplified equation for the overlapping groups is

$$Y = A + B\overline{C}D \tag{5-25}$$

It is valid to encircle the 1s as shown in Fig. 5-17b, but then the isolated 1 results in a more complicated equation:

$$Y = A + \overline{A}B\overline{C}D$$

This requires a more complicated logic circuit than Eq. 5-25. So always overlap groups if possible; that is, use the 1s more than once to get the largest groups you can.




Fig. 5-17 Overlapping and rolling.

Rolling the Map

Another thing to know about is rolling. In Fig. 5-17c, the pairs result in the equation

$$Y = B\overline{C}\overline{D} + BC\overline{D} \tag{5-26}$$

Visualize picking up the Karnaugh map and rolling it so that the left side touches the right side. If you're visualizing correctly, you will realize the two pairs actually form a quad. To indicate this, draw half circles around each pair, as shown in Fig. 5-17d. From this viewpoint, the quad of Fig. 5-17d has the equation

$$Y = B\overline{D} \tag{5-27}$$

Why is rolling valid? Because Eq. 5-26 can be simplified to Eq. 5-27. Here's the proof. Start with Eq. 5-26:

$$Y = B\overline{C}\overline{D} + BC\overline{D}$$


This factors into

$$Y = B\overline{D}(\overline{C} + C)$$

which reduces to

$$Y = B\overline{D}$$

This final equation represents a rolled quad like Fig. 5-17d. Therefore, 1s on the edges of a Karnaugh map can be grouped with 1s on opposite edges.






Fig. 5-18 Redundant group.

Redundant Groups

After you finish encircling groups, there is one more thing to do before writing the simplified boolean equation: eliminate any group whose 1s are completely overlapped by other groups. (A group whose 1s are all overlapped by other groups is called a *redundant group*.)

Here is an example. Suppose you have encircled the three pairs shown in Fig. 5-18a. The boolean equation then is

$$Y = B\overline{C}D + ABD + ACD$$

At this point, you should check to see if there are any redundant groups. Notice that the 1s in the inner pair are completely overlapped by the outside pairs. Because of this, the inner pair is a redundant pair and can be eliminated to get the simpler map of Fig. 5-18b. The equation for this map is

$$Y = B\overline{C}D + ACD$$

Since this is a simpler equation, it means a simpler logic circuit. This is why you should eliminate redundant groups if they exist.

Summary

Here's a summary of how to use the Karnaugh map to simplify logic circuits:

- 1. Enter a 1 on the Karnaugh map for each fundamental product that corresponds to 1 output in the truth table. Enter 0s elsewhere.
- 2. Encircle the octets, quads, and pairs. Remember to roll and overlap to get the largest groups possible.
- 3. If any isolated 1s remain, encircle them.
- 4. Eliminate redundant groups if they exist.
- **5.** Write the boolean equation by ORing the products corresponding to the encircled groups.
- 6. Draw the equivalent logic circuit.

EXAMPLE 5-1

What is the simplified boolean equation for the Karnaugh map of Fig. 5-19a?




Fig. 5-19


SOLUTION

There are no octets, but there is a quad, as shown in Fig. 5-19b. By overlapping we can find two more quads (Fig. 5-19c). Finally, overlapping gives us the pair of Fig. 5-19d.

The horizontal quad of Fig. 5-19d corresponds to a simplified product of AB. The square quad on the right corresponds to AC, while the one on the left stands for AD. The pair represents BCD. By ORing these products we get the simplified equation

$$Y = AB + AC + AD + BCD \tag{5-28}$$

Figure 5-20 shows the equivalent logic circuit.



EXAMPLE 5-2

As you know from Chap. 4, the NAND gate is the least expensive gate in the 7400 series. Because of this, AND-OR circuits are usually built as equivalent NAND-NAND circuits.

Convert the AND-OR circuit of Fig. 5-20 to a NAND-NAND circuit using 7400-series devices.

SOLUTION

Replace each AND gate of Fig. 5-20 by a NAND gate and replace the final OR gate by a NAND gate. Figure 5-21 is the De Morgan equivalent of Fig. 5-20. As shown, we can build the circuit with a 7400, a 7410, and a 7420.

5-7 DON'T-CARE CONDITIONS

Sometimes, it doesn't matter what the output is for a given input word. To indicate this, we use an X in the truth table instead of a 0 or a 1. For instance, look at Table 5-9. The




Fig. 5-21 NAND-NAND circuit using TTL gates.

output is an X for any input word from 1000 through 1111. The X's are called *don't cares* because they can be treated either as 0s or 1s, whichever leads to a simpler circuit.

Figure 5-22a shows the Karnaugh map for Table 5-9. X's are used for $A\overline{B}C\overline{D}$, $A\overline{B}CD$, $A\overline{B}C\overline{D}$, $A\overline{B}CD$, $A\overline{B}C\overline{D}$, $ABC\overline{D}$, $ABC\overline{D}$, and ABCD because these are don't cares in the truth table. Figure 5-22b shows the most efficient way to encircle the groups. Notice two crucial ideas. First, we visualize all X's as 1s and try to form the largest groups that include the real 1s. This gives us three quads. Second, we visualize all remaining X's as 0s. In this way, the X's are used to the best advantage. We are free to do this because the don't cares can be either 0s or 1s, whichever we prefer.

TABLE 5-9

A	В	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	X
1	0	0	1	X
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X




Fig. 5-22 Don't cares.

Figure 5-22b implies the simplified boolean equation

$$Y = BD + \overline{C}\overline{D} + CD$$

Figure 5-22c is the simplified logic circuit. This AND-OR network has nine input gate leads.

EXAMPLE 5-3

Recall that BCD numbers express each decimal digit as a nibble: 0 to 9 are encoded as 0000 to 1001. Especially important, nibbles 1010 to 1111 are never used in a BCD system.

Table 5-10 shows a truth table for use in a BCD system. As you see, don't cares appear for 1010 through 1111. Construct the Karnaugh map and show the simplified logic circuit.

SOLUTION

Figure 5-23a illustrates the Karnaugh map. The largest group we can form is the pair shown in Fig. 5-23b. The boolean equation is

$$Y = BCD$$

Figure 5-23c is the simplified logic circuit.

TABLE 5-10

A	В	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	1 0	0
0 0 0 0 0 0 0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
	0	0	1 0 1 0 1 0	0
1	0	0	1	0
a- 1	0 0 0	0 1 1	0	X
Ĩ		1	1	X
1	1	0	0	X
1	1	0	1	X
1 .	1	1	1` 0	0 0 0 0 0 0 0 0 0 0 X X X X X
_ 1	1	1	1	X
$\overline{\Sigma}$	4	J.	1	




Fig. 5-23 Don't cares in a BCD system.

GLOSSARY

bus A group of wires carrying digital signals.

don't care An output that may be either low or his

don't care An output that may be either low or high without affecting the operation of the system.

fundamental product The logical product of variables and complements that produces a high output for a given input condition.

Karnaugh map A graphical display of the fundamental products in a truth table.

octet A group of eight adjacent 1s on a Karnaugh map.

pair A group of two adjacent 1s on a Karnaugh map. These 1s may be horizontally or vertically aligned.

quad A group of four adjacent 1s on a Karnaugh map.

redundant group A group of 1s on a Karnaugh map all of which are overlapped by other groups.

sum-of-products circuit An AND-OR circuit obtained by ORing the fundamental products that produce output 1s in a truth table.

SELF-TESTING REVIEW

Read each of the following and provide the missing words. Answers appear at the beginning of the next question.

- 1. Digital design often starts by constructing a _____ table. By oring the _____ products, you get a sum-of-products equation.
- **2.** (*truth, fundamental*) A preliminary guide for comparing the simplicity of logic circuits is to count the number of input ______ leads.
- **3.** (*gate*) A bus is a group of _____ carrying digital signals. In the typical microcomputer, the microprocessor, memory, and I/O units communicate via buses.
- **4.** (wires) One way to simplify the sum-of-products

- equation is to use boolean algebra. Another way is the _____ map.
- 6. (quad, three, octets) NAND-NAND circuits are equivalent to AND-OR circuits. This is important because

 gates are the least expensive gates in the 7400 series.
- 7. (NAND) When a truth table has don't cares, we enter X's on the Karnaugh map. These can be treated as 0s or 1s, whichever leads to a simpler logic circuit.

- **5-1.** What are the fundamental products for each of the inputs words ABCD = 0010, ABCD = 1101, ABCD = 1110?
- **5-2.** A truth table has output 1s for each of these inputs:
 - a. ABCD = 0011
 - b. ABCD = 0101
 - c. ABCD = 1000
 - d. ABCD = 1101

What are the fundamental products?

5-3. Draw the logic circuit for this boolean equation:

$$Y = \overline{A}\overline{B}\overline{C}D + A\overline{B}\overline{C}D + AB\overline{C}D + ABC\overline{D}$$

- **5-4.** Output 1s appear in the truth table for these input conditions: ABCD = 0001, ABCD = 0110, and ABCD = 1110. What is the sum-of-products equation?
- 5-5. Draw the AND-OR circuit for

$$Y = A\overline{B}\overline{C}\overline{D} + AB\overline{C}\overline{D} + ABCD$$

How many input gate leads does this circuit have?

- **5-6.** A truth table has output 1s for these inputs: ABCD = 0011, ABCD = 0110, ABCD = 1001, and ABCD = 1110. Draw the Karnaugh map showing the fundamental products.
- **5-7.** A truth table has four input variables. The first eight outputs are 0s, and the last eight outputs are 1s. Draw the Karnaugh map.

TABLE 5-11

A	B	\boldsymbol{C}	D	Y_3	Y_2	Y_1	Y_0
0	0	0	0	1	0	1	0
0	0	0	1	0	1	0	1
0	0	1	0	0	1	1	1
0	0	1	1	1	0	0	1
0	1	0	0	0	0	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	1	1	0
0	1	1	1	ı	1	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1
1	0	1	0	1	0	1	1
1	0	1	1	0	1	0	0
1	1	0	0	0	1	1	0
1	1	0	1	1	0	1	0
1	1	1	0	1	1	0	0
_1	1	1	1	1	1	0	1

- **5-8.** Draw the Karnaugh map for the Y_3 output of Table 5-11. Simplify as much as possible; then draw the logic circuit.
- **5-9.** Use the Karnaugh map to work out the simplified logic circuit for the Y_2 output of Table 5-11.
- **5-10.** Repeat Prob. 5-9 for the Y_1 output.
- **5-11.** Repeat Prob. 5-9 for the Y_0 output.
- **5-12.** Use the Karnaugh map to work out the simplified logic circuit for the Y_3 output of Table 5-12.
- **5-13.** Repeat Prob. 5-12 for the Y_2 output.
- **5-14.** Repeat Prob. 5-12 for the Y_1 output.
- **5-15.** Repeat Prob. 5-12 for Y_0 output.
- **5-16.** A + 0 = ?
- **5-17.** A · 1 = ?
- **5-18.** A + 1 = ?
- **5-19.** $\mathbf{A} \cdot \mathbf{0} = ?$
- **5-20.** Use the duality theorem to derive another boolean relation from:

$$A + \overline{A}B = A + B$$

- **5.21.** Use the commutative law to complete the following equations.
 - $a. \quad A + B =$
 - b. AB =
- **5.22** Use the associative law to complete the following equations.
 - a. A + (B + C) =
 - b. A(BC) =
- **5.23** Use the distributive law to complete the equation A(B + C) =

TABLE 5-12

A	В	С	D	<i>Y</i> ₃	<i>Y</i> ₂	<i>Y</i> ₁	Y_0
0	0	0	0	1	0	1	0
0	0	0	1	0	1	0	1
0	0	1	0	0	1	1	1
0	0	1	1	1	0	0	1
0	1	0	0	0	0	1	1
0	1	0	1	1	0	0	0
U	1	1	0	1	1	1	0
0	1	1	1	1	1	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X