\* Fall time is found to match with actual data

\* But rise time (to) is found to be

$$t_r = \frac{60 \, \text{Cout}}{W_2/L_2} \, \text{ns}$$

This is because of body effect

This is because of body effect.

As the output rises, the threshold voltage of The also rises, reducing current to delay the rise time.

Example:

T<sub>1</sub> 
$$\Rightarrow$$
 aspect ratio  $\frac{3}{1}$ 

T<sub>2</sub>  $\Rightarrow$  "  $\frac{1}{1}$ 

T<sub>2</sub>  $\Rightarrow$  "  $\frac{1}{1}$ 

T<sub>3</sub>  $\Rightarrow$  "  $\frac{1}{1}$ 

T<sub>4</sub>  $\Rightarrow$  "  $\frac{1}{1}$ 

T<sub>5</sub>  $\Rightarrow$  "  $\frac{1}{1}$ 

T<sub>7</sub>  $\Rightarrow$  "  $\frac{1}{1}$ 

T<sub>8</sub>  $\Rightarrow$  "  $\frac{1}{1}$ 

T<sub>9</sub>  $\Rightarrow$  "  $\frac{1}{1}$ 

T<sub>1</sub>  $\Rightarrow$  "  $\Rightarrow$ 

input Capacitance = 0.05 PF output " = 0.10 PF

$$t_r = \frac{60 \times 0.10 \times 10^{-10}}{1/2}$$
 ns = 12 ns

$$f_{s} = \frac{35 \text{Cont}}{93/1} = \frac{42 \times 0.10}{1.2 \times 3} = \frac{42 \times 0.10}{1.2 \times 3} = \frac{1.2 \times 0.10}{1.2 \times 3}$$

$$t_n = 12 \text{ ns}$$
 | Maximum freq(en-horly)

 $t_s = 1.2 \text{ ns}$  | at which the gate can operate

 $t_s = 1.2 \text{ ns}$  |  $= \frac{1}{t_s + t_s}$ 

2.11 Raticed and Ratioless Design \* preriously, we have seen depends on aspect ratio Will and W2/L2 \* So it is necessary to choose suitable gate geometry to obtain desired output. Ratiologo Circuits The W/L ratio determines (i) Circuit Speed since edge times are inversely proportional to W/L to & W2/12 Rational tf 2 w//1 CXX (ii) Power dissipation is also determined by gate geometry Since current flow through a derice is dependent on its aspect ratio.

Ratioless Design Load Switch \* Both switch will NOT be closed at the same time \* One Switch is closed, another tremains OPEN \* No covert flows bet Vp and O. So no static power dissipation. \* However, both switches may get closed at transition states, causing transient current flow, \* Output voltage does not depends on aspect vatio. So bratioless inverter

2.12 CMOS Inverter

$$V_p = 5V$$

(i) When  $V_{in} = 0$ .

\* NMOS  $\Rightarrow V_{sg} = V_{s} - V_{g} = 5 - 0 = 5 > V_{tp}$ \* So PMOS on.

\* The current flow through T, is very less.

(only some leakage current).

Your So Vottage drop across T2 is 0.

Hence Vort = 5 V

T2 For  $V_{in} = 0 \text{ V}$ ,  $V_{sg} = 5 - 0 = 5$ ,  $V_{tp} = 1$   $V_{sg} = 5 - 0 = 5$ ,  $V_{tp} = 4$  $V_{sd} = V_p - V_{out} = 5 - V_{out}$ 

So When Vout = 0 to 1 V Vsd = 5-Vout = between 5 to 4 volt So Vsd > Vsg - Vtp # Hence To is in Sath Jugien when Vout = 0 to 1 v # Otherwise, T2 is in Resistive region (ii) When  $V_{in} = 5V$   $T_2 \Rightarrow V_{sg} = 5-5=0V,$ So  $T_2 & true (PMOS & true)$  $V_{gs} = 5 - 0 = 5$ ,  $T_{i}(NMOS) \Rightarrow one$ So  $V_{ds_{i}} = V_{out} = 0 V$ Vgs-Vt = 5-1=4 Vds = 0 V ·· Vds < Vgs - Vt for T,

So To is said resistive region So To is said resistive region If the overvient capability of To, and To during switching is the same the rising and falling edge will be equal.