## **BANGLADESH UNIVERSITY OF PROFESSIONALS**

Military Institute of Science and Technology
B.Sc. in Computer Science and Engineering

Student Group: Earned Credit Hour > 108, Final Examination (Fall): Dec 2020

## Subject: CSE - 411 VLSI Design

Total: 2.00 hours

Section B: 1.00 hour

Full Marks: 180
Section B: 90

## **INSTRUCTIONS:**

- a. Use SEPARATE answer scripts for each section.
   b. Question 5 and Question 8 (Viva Voce) in Section B are compulsory.
- c. Answer any OTHER ONE question from this section (From Q 6 & Q 7).
- d. Figures in the margin indicate full **marks**.
- e. Assume reasonable data if necessary.

Question – 8 Viva Voce (Compulsory)

f. **Symbols** used have their usual meanings.

## **SECTION-B** Question – 5 (Compulsory) a. Draw the circuit diagram and the stick diagram of the following 18 using CMOS gates: Y = AB' + CD + Eb. "The minimum distance between N-well and p-diffusion is $4\lambda$ " – 10 Do you agree with this statement? Why or why not? c. When does photoresist harden during fabrication process? Give an 8 example scenario with figure. Question – 6 a. Derive the expression for short-circuit power dissipation of CMOS 18 inverter. When does such power dissipation occur? b. Draw the geometrical layout of the following circuit using graph 18 paper. Y = (AB + C)'Question - 7 What is the noise margin of CMOS inverter for logic high input? 20 Show all necessary assumptions and calculation. b. Find out the noise margin for NMOS inverter when 8 $V_{te} = 1V$ , $V_{td} = -4V$ , K=5 , $V_{out} = 0.2V$ c. What is the impact of scaling factor a on the gate-power of each 8 NMOS transistor gate? Also find out the impact on total current and total speed-power product.

18