

$$17.73 \frac{W_1}{L_1} = 205.4 \frac{W_2}{L_2}$$

$$\Rightarrow K = \left( \frac{W_1}{L_1} \right) / \left( \frac{W_2}{L_2} \right) = \frac{205.4}{17.73} = 11.6$$

$$K \approx 12$$

which is high for this inverter

$$\frac{W_1}{L_1} = \frac{3}{1}$$

$$\frac{W_2}{L_2} = \frac{1}{4}$$

$$K = 3/1 / 1/4 \approx 12$$

Such high inverter ratio

Drawbacks : (NMOS inverter with Enh. Transistor load)

- 1) Loss of Voltage for high output,  $V(1) = 3.12V$
- 2) High rising time of Output voltage (Why??) Explain
- 3) Cascading issue
- 4) High inverter ratio,  $K = 12$


## 2.9 NMOS inverter with an NMOS Depletion Transistor Load

$T_1$ : Driver,  $V_{te} = 1V$

$T_2$ : Load,  $V_{td} = -4V$

So for  $T_2$   $V_{gs} = 0V$  (short)  
 $> V_{td}$

Hence  $T_2$  is always ON



When  $V_{in} = 0$

$T_1$  is off

$T_2$  is ON

$V_{out}$  charges through  $T_2$  to  $V_p = 5V$   
 (No loss of high voltage, it is 5V)

When  $V_{in} = 5V$

$T_1$  on,  $T_2$  ON

So  $V_{out} = 0.3V$

Calculation of Inverter Ratio ( $K$ )


So when  $V_{in} = 5V$ ,  $V_{out} = 0.3V$

$T_1$

$V_{gs1} = 5V$ ,  $V_{ds} = 0.3V$ ,  $V_{te} = 0.3 \times 1 = 0.3$

$V_{ds} < V_{gs} - V_{te}$   
 $0.3 < 5 - 1$

So  $T_1$  is in Resistive region





$$I_{ds_1} = \frac{\epsilon \mu_n}{D} \times \frac{W_1}{L_1} \left[ (V_{gs_1} - V_{te}) V_{ds_1} - \frac{V_{ds_1}^2}{2} \right]$$

$$= 30 \times \frac{W_1}{L_1} \left[ (5-1)0.3 - \frac{0.3^2}{2} \right]$$

$$= 34.65 \left( \frac{W_1}{L_1} \right) \mu A$$

$T_2$

for  $T_2$

$$V_{gs_2} = 0, \quad V_{td} = -4V, \quad V_{ds_2} = 5 - V_{out}$$

$$= 5 - 0.3 = 4.7V$$

$$\therefore V_{ds_2} > V_{gs_2} - V_{td}$$

Hence,  $T_2$  is in Sat<sup>n</sup> region

$$\left. \begin{array}{l} V_{ds_2} = 4.7 \\ V_{gs_2} - V_{td} = 0 - (-4) \\ = 4 \end{array} \right\}$$

$$I_{ds_2} = \frac{\epsilon \mu_n}{D} \times \frac{W_2}{L_2} \times \frac{1}{2} (V_{gs_2} - V_{td})^2$$

$$= 25 \times \frac{W_2}{L_2} \times \frac{1}{2} (0+4)^2$$

$$= 200 \left( \frac{W_2}{L_2} \right) \mu A$$

$$I_{ds_1} = I_{ds_2}$$

$$\Rightarrow 34.65 \left( \frac{W_1}{L_1} \right) = 200 \left( \frac{W_2}{L_2} \right)$$

$$\Rightarrow \frac{W_1}{L_1} / \frac{W_2}{L_2} = \frac{200}{34.65} = 5.8 \approx 6$$

$$\Rightarrow \boxed{K = 6}$$

for Inverter with NMOS depletion Trans. load



Thus, for this case, inverter ratio is much less than the previous case (2.8).

### Advantages :

- 1) High voltage is  $V(1) = 5V$
- 2) Cascading is possible
- 3) lower value of  $K$


## 2.10 Edge times for NMOS inverter with a Depletion

Load

Charging of load capacitor ( $C_L$ ) is done from  $V_P$  to  $C_L$  through transistor  $T_2$ .

Thus,  $V_{out} = 5V$  after charging finishes.


So  $I_{ds2}$  plays the role while charging.



Discharging When  $V_{in} = 5V$ ,  $T_1$  is on

Now  $C_L$  is discharged through  $T_1$  to ground (0V)

So  $I_{ds1}$  plays the role while discharging.






$t_r$  = rise time  
 = output voltage rises from 0 to 5V

The more value of  $I_{ds2}$ ,  
 the quicker  $V_{out}$  rises

So  $t_r \propto \frac{1}{I_{ds2}}$

Similarly  $t_f \propto \frac{1}{I_{ds1}}$   
 fall time



max value of  $I_{ds1}$  (Saturation) =  $\frac{\epsilon \mu_n}{D} \times \frac{W_1}{L_1} \times \frac{1}{2} (V_{gs1} - V_{td})^2$   
 $= 30 \times \frac{W_1}{L_1} \times \frac{1}{2} (5-1)^2$   
 $= 240 \left( \frac{W_1}{L_1} \right) \mu A$

max value of  $I_{ds2}$  (Saturation) =  $\frac{\epsilon \mu_n}{D} \times \frac{W_2}{L_2} \times \frac{1}{2} (V_{gs2} - V_{td})^2$   
 $= 25 \times \frac{W_2}{L_2} \times \frac{1}{2} (0+4)^2$   
 $= 200 \left( \frac{W_2}{L_2} \right) \mu A$

$$\frac{t_r}{t_f} = \frac{I_{ds1}}{I_{ds2}} = \frac{240}{200} \times \frac{(W_1/L_1)}{(W_2/L_2)}$$

$$\therefore \boxed{\frac{t_r}{t_f} = \frac{6K}{5}}$$