CSE-411

Name: AYON ROY

ID: 201714018

Deptio CSE-17

Sec : B

CT-03

well state what is the

the state of the s

"bull- ou - a - mani - , the work

Am. to the gues. no. -01

We know that, edge time & Cout

ushere, W is the pull-down transintor aspect




Fig: Bufferz Gate Chain

we can say that, the load capacitance on each output increases by a factor of n et each stage and, $C_{J} = m^{m} C_{in}$

4. J.Y

So,

more:

Now.

The load capacitance of gate's is:

n'-1 (cout + n Cin) and iter aspect

ratio: n' (W/V) So,

P.7.0

which is independent of the gates positions in the chain.

The edge time can be regarded as a measure of the delay through a got and so the delay to through the chain is:

to $\propto \frac{(c_{out} + nc_{in})m}{W/L}$

substituting in loge (Calcim) fon mølver.

to a (cout + n Cin) loge (Ca/cin) (W/L) logen

cont/cin +n
logen

Also differentiations with respect to n:

did a loge n-(cont/cin +n)/n

Logen)

(Logen)

Ans. to the ques. no. - 02

Main problems of NMOS pars transistons;

O Nmos par transptor allows designen to implement function in a much smaller silicon onea than others designs allow. However, it should be noted that the pan transfor in a dynamic cincuit and on ce the transistor is off, the output state in held change on the capacitors on Cont. Dynamic logic cincuits therefore have q minimum frequency of operation (around 5 KHZ) in order to avoid a orignificant detenionation of the large tuples

10 when removing of in equivalent to applying negative step of voltage to two capaciton. This causes vont to full for a minimum geometry device where where L=W = 6 um is of the order of 0-1 ft.

Lives a restoring inventor.

half overed on the control of

Enterior to progress to marriage

Le our instant illust dies simmer

5 KHZI IV consert to -overed a

LIFE IN MENSONATED AND IF LIPS

Arion E.