

CSE-411

Name: AYON ROY

ID : 201714018

Dept: CSE-17

Sec : B

CT-03

Ans. to the ques. no. - 01

We know that,

$$\text{edge time} \propto \frac{C_{out}}{W/L}$$

where, $\frac{W}{L}$ is the pull-down transistor aspect ratio




Fig: Buffer Gate Chain

We can say that, the load capacitance on each output increases by a factor of n at each stage and,

$$C_L = n^m C_{in}$$

(2)

Ayon Roy

201714018

So,

~~ms~~

$$C_d = n^m C_{in}$$

$$\Rightarrow \frac{C_d}{C_{in}} = n^m$$

$$\Rightarrow \log_e (C_d/C_{in}) = \log_e (n^m)$$

$$\Rightarrow \log_e (C_d/C_{in}) = m \cdot \log_e n$$

$$\Rightarrow m = \frac{\log_e (C_d/C_{in})}{\log_e n}$$

Now.

The load capacitance of gate 'i' is :

 $n^{i-1} (C_{out} + n C_{in})$ and its aspectratio: $n^{i-1} (W/L)$ So,

$$\text{edge time of gate 'i'} \propto \frac{n^{i-1} (C_{out} + n C_{in})}{n^{i-1} (W/L)}$$

$$\propto \frac{C_{out} + n C_{in}}{W/L}$$

P.T.O.

which is independent of the gate's position in the chain.

The edge time can be regarded as a measure of the delay through a gate and so the delay t_d through the chain is:

$$t_d \propto \frac{(C_{out} + nC_{in})m}{W/L}$$

substituting in $\frac{\log_e (C_d/C_{in})}{\log_e n}$ for m given.

$$t_d \propto \frac{(C_{out} + nC_{in}) \log_e (C_d/C_{in})}{(W/L) \log_e n}$$

$$\propto \frac{C_{out}/C_{in} + n}{\log_e n}$$

Also differentiating with respect to n :

$$\frac{dt_d}{dn} \propto \frac{\log_e n - (C_{out}/C_{in} + n)/n}{(\log_e n)^2}$$

(8)

Ans. to the ques. no.- 02

Main problems of NMOS pass transistors:

① NMOS pass transistor allows designer to implement function in a much smaller silicon area than other designs allow. However, it should be noted that the pass transistor is a dynamic circuit and once the transistor is off, the output state is held charge on the capacitors on C_{out} .

Dynamic logic circuits therefore have a minimum frequency of operation (around 5 KHz) in order to avoid a significant deterioration of the output signal.

⑤
Ayon Roy
201714018

② when removing ϕ is equivalent

to applying negative step of voltage to two capacitors. This

causes V_{out} to fall for a

minimum geometry device where

$L=W=6\mu m$ is of the order of $0.1 fF$.

drives a restoring inverter.

