


Increasing Performance with B1 Bypass Instructions

Harshit Roy

PhD Student, The University of Texas at Austin



Regular Memory Access / Stride




- Access patterns often follow a <u>stride</u>
 - Example 1: Accessing column of elements in a matrix
 - Example 2: Accessing elements in array of structs
- Detect stride S, prefetch depth N
 - Prefetch X+S, X+2S, ..., X+NS

Not the Target Application

Hardware Prefetcher - works



LinkedList Traversal




```
void traverse(Node* head) {
    Node* current = head;
    while (current != nullptr) {
        // Process current node
        process(current->data);
        // Move to the next node
        current = current->next;
}
```

Not the Target
Application
Can't Prefetch



Irregular Memory Access



Hardware Prefetchers → Don't work

S. Ainsworth and T. M. Jones, "Software prefetching for indirect memory accesses," 2017



Software Prefetching

```
1 for (i=0; i<base_array_size; i++) {
2  target_array[func(base_array[i])]++;
3 }</pre>
```

```
1 for (i=0; i<NUM_KEYS; i++) {
2    // The intuitive case, but also
3    // required for optimal performance.
4    SWPF(key_buff1[key_buff2[i + offset]]);
5    // Required for optimal performance.
6    SWPF(key_buff2[i + offset*2]);
7    key_buff1[key_buff2[i]]++;
8 }</pre>
```

Brings key buff1 and key buff2 into the caches before the increment operation is executed → Reduces Latency Better Perf. ??




Camel Microbench

```
#define SIZE OF DATA 33554432
                                      Hash → Compute
 #define c 0 64
                                  Increasing Hash Count →
 #define c 1 32
                                Decreases Memory Intensity
 for (i=0; i<SIZE_OF_DATA; i++) {</pre>
   SWPF (array[i+c_0]);
   SWPF(*array_0[i+c_1]);
   sum += hash(hash(hash...(*array_0[i])));
                         (Most Memory Intensive)
H0 \rightarrow No Hashing
H0 > H1 > H2 > H3 > \dots (Memory Intensity Order)
```




Performance Speedup






Memory Level Parallelism (MLP)



MLP → Memory Requests that are concurrently held by MSHRs at each cache level or scheduled in Memory Controller




MLP Roofline Model






Effect of Software Prefetching (SWPF)



SWPF → Increases the ROB Limit MLP h1, h2, ... → Increases Remove L1 Mshrs limits??




Avg. L1 Mshrs Occupancy





L1 Buffer Full Cycles




Saturation at

MI >= H2 Prefetch

Insufficient L1 Mshrs




Avg. L2 Mshrs Occupancy





Bypass Prefetch Instruction (B1 SWPF)




B1 SWPF: Directs Prefetch
Requests to L2 MSHRs,
Skipping L1 MSHRs.
Extra Latency for Fetching
Prefetched Data from L2 to L1

Upon Demand




B1 Bypass Software Prefetch





Evaluation (Gem5)




B1 SWPF → ROB Constraints only

SWPF → L1 MSHR Constraints



Performance Speedup (B1 SWPF)



10% Improvement



Thank You