

Figure C.3: The LC-3b data path

An SSP Register, controlled by the LD.SSP signal is added. This register captures data from the bus and serves as an input to the RFMUX, which toggles between bus data and the SSP Register output to load SSP data into R6.

GatePC1 transmits the Program Counter (PC), decremented by 2, onto the bus.


The ALUBMUX selects between src2, +2, and -2, facilitating the increment or decrement of R6 by 2.

SR1MUX1 and DRMUX1 set the source and destination register to R6, respectively, enabling R6 to function as a stack pointer.

ISR_ADDRMUX switches between 0x0202, 0x0204, 0x0206, and 0x0208 (Address in the interrupt vector table), depending on the exception or interrupt, loading the selected address into ISR_ADDR when LD.ISR_ADDR is high.

MARMUX2 selects between bus data and the ISR_ADDR output to feed into the MAR register, aiding in ISR address loading.

PSR15MUX manages the PSR[15] bit, indicating user vs. supervisor privilege. LD.PSR15 loads PSR15MUX's output into PSR[15]. Additionally, LD.PSR loads the PSR from the bus, while GatePSR outputs the PSR onto the bus.



8 APPENDIX C. THE MICROARCHITECTURE OF THE LC-3B, BASIC MACHINE

Signal Name	Signal Values
LD.MAR/1:	NO, LOAD
LD.MDR/1:	NO, LOAD
LD.IR/1:	NO, LOAD
LD.BEN/1:	NO, LOAD
LD.REG/1:	NO, LOAD
LD.CC/1:	NO, LOAD
LD.PC/1:	NO, LOAD
GatePC/1:	NO, YES
GateMDR/1:	NO, YES
GateALU/1:	NO, YES
GateMARMUX/1:	NO, YES
GateSHF/1:	NO, YES
PCMUX/2:	PC+2, BUS, ADDER
DRMUX/1:	11:9, R7
SR1MUX/1:	11:9, 8:6
ADDR1MUX/1:	PC, BaseR
ADDR2MUX/2:	ZERO, offset6, PCoffset9, PCoffset11
MARMUX/1:	7:0, ADDER
ALUK/2:	ADD, AND, XOR, PASSA
MIO.EN/1:	NO, YES
R.W/1:	RD, WR
DATA.SIZE/1:	BYTE, WORD
LSHF/1:	NO, YES
LD.PSR/1:	NO, LOAD
LD.PSR15/1:	NO, LOAD
LD.SSP/1:	NO, LOAD
LD.ISR_ADDR/1:	NO, LOAD
GatePSR/1:	NO, YES
GatePC/1/1:	NO, YES
RFMUX/1:	BUS, SSP
ALUBMUX/2:	B, +2, -2
ISR_ADDRMUX/2:	0x0202, 0x0204, 0x0206, 0x0208
PSR15MUX/1:	1, 0
SR1MUX/1/1:	SR, R6
DR1MUX/1/1:	DR, R6
MARMUX2/1:	BUS, ISR_ADDR
J/6:	COND_0 : Unconditionally COND_1 : Memory Ready COND_2 : Branch COND_3 : Addressing Mode COND_5 : Protection Exception COND_6 : Unaligned Exception COND_7 : Timer Interrupt
IRD/1:	NO/YES
IRD1/1:	NO/YES

Signal Name	Signal Values
J/6:	
IRD/1:	NO, YES
IRD1/1:	NO, YES

Table C.2: Microsequencer control signals

- LD.PSR → Loads the bus data on the PSR
- LD.PSR15 → Loads either 0 or 1 on the PSR[15] bit
- LD.SSP → Loads the bus data on the SSP register.
- LD.ISR_ADDR → Loads the ISR_ADDRMUX output on the ISR_ADDR register
- GatePSR → Loads the PSR register data on the bus.
- GatePC → Loads the PC register data on the bus
- RFMUX → Select between SSP and bus as Register File Input
- ALUBMUX → Select between Reg File 2nd output, +2, and -2 as an ALU input
- ISR_ADDRMUX → Select between 0x0202, 0x0204, 0x0206, and 0x0208 as ISR address
- PSR15MUX → Select between 0 and 1 for the PSR[15] bit
- SR1MUX1 → Select between SRMUX output and R6 as a source register
- DR1MUX1 → Selects between DRMUX output and R6 as the destination register

MARMUX2 → Selects between data on the bus and ISR_ADDR register