

Figure C.3: The LC-3b data path

An SSP Register, controlled by the LD.SSP signal is added. This register captures data from the bus and serves as an input to the RFMUX, which toggles between bus data and the SSP Register output to load SSP data into R6.

GatePC1 transmits the Program Counter (PC), decremented by 2, onto the bus.


The ALUBMUX selects between src2, +2, and -2, facilitating the increment or decrement of R6 by 2.


SR1MUX1 and DRMUX1 set the source and destination register to R6, respectively, enabling R6 to function as a stack pointer.

ISR\_ADDRMUX switches between 0x0202, 0x0204, 0x0206, and 0x0208 (Address in the interrupt vector table), depending on the exception or interrupt, loading the selected address into ISR\_ADDR when LD.ISR\_ADDR is high.

MARMUX2 selects between bus data and the ISR\_ADDR output to feed into the MAR register, aiding in ISR address loading.

PSR15MUX manages the PSR[15] bit, indicating user vs. supervisor privilege. LD.PSR15 loads PSR15MUX's output into PSR[15]. Additionally, LD.PSR loads the PSR from the bus, while GatePSR outputs the PSR onto the bus.





Added IRD1 Mux to select states i.e. 48, 52, 53, and 49 from the state 31. The IR[13] (2nd bit) is tied to 0 so that it can be enabled for state transitions  $48 \rightarrow 50$  and  $52 \rightarrow 54$ .

Requirement  $\rightarrow$  Protection, Unaligned Address, and Interrupt Conditions The above requirements led to the addition of the COND2 signal.

COND = 110 (Unaligned Address Exception)

COND = 101 (Protection Exception)

COND = 111 (Timer Interrupt)

The Unaligned Address Exception is triggered when MAR[0] = 1 and the instruction is either STW or LDW.

The Protection Exception is triggered if the address is less than 0x3000 and the system is in user mode (i.e., PSR[15] = 1).

The Timer Interrupt is triggered when the interrupt vector is 0x01 and the system is in user mode (i.e., PSR[15] = 1).

## 8APPENDIX C. THE MICROARCHITECTURE OF THE LC-3B, BASIC MACHINE




Table C.2: Microsequencer control signals

LD.PSR → Loads the bus data on the PSR

LD.PSR15 → Loads either 0 or 1 on the PSR[15] bit

 $LD.SSP \rightarrow Loads$  the bus data on the SSP register.

LD.ISR ADDR → Loads the ISR ADDRMUX output on the ISR ADDR register

 $GatePSR \rightarrow Loads$  the PSR register data on the bus.

 $\mathsf{GatePC} \to \mathsf{Loads}$  the PC register data on the bus

RFMUX → Select between SSP and bus as Register File Input

ALUBMUX → Select between Reg File 2nd output, +2, and -2 as an ALU input

ISR ADDRMUX →Select between 0x0202, 0x204, 0x0206, and 0x0208 as ISR address

PSR15MUX →Select between 0 and 1 for the PSR[15] bit

SR1MUX1 → Select between SRMUX output and R6 as a source register

DR1MUX1 → Selects between DRMUX output and R6 as the destination register

 $\mathsf{MARMUX2} \to \mathsf{Selects} \ \mathsf{between} \ \mathsf{data} \ \mathsf{on} \ \mathsf{the} \ \mathsf{bus} \ \mathsf{and} \ \mathsf{ISR\_ADDR} \ \mathsf{register}$