# Yu Liu

## Oct. 24, 2019

## Problem 1

Using the same trace of homework1, study the effects of different prefetching policies and report your results based on dineroIV simulator, and the provided trace in homework 1. Please use the prefetching capabilities provided in dineroIV (the -tfetch, -pfdist and -pfabort switches). Attempt to find the best prefetching policy and discuss why you feel this would be the best policy for the given workload. Make sure to explain prefetching policy per each switch (20pts).

#### Answer:

Using the dineroIV with the same data source (trace.din), run with the different switches, I got the data presendted in the Table 1 and Table 2.

In order to simplify the data pattern, only miss number and miss rate are issed, the hit number can be got by total number minus miss number, as well as the hit rate can minus by miss rate.

Table 1 shows the total miss number and rate combined with demanded fetch and prefetch fetch, while Table 2 present the data of prefetch's only.

As a conclusion, from both two tables, I found the best prefetch performance is under configuration of: always prefetch policy, prefetch distance of 1 and 4B, prefetch abort rate in 0% and 20%, miss rate is low to 0.01%. I think this result shows this trace.din file is with a regular tag pattern, the prefetcher with small stride achieves the better performance relatively.

Fetch policy	d-demand																															
Prefetch abort %			0%									20	16							501	16							100	%			
fatch distance	- 1	4	16	32	64	128	256	4096	- 1	4	16	32	64	128	256	4096	1	4	16	32	64	128	256	4096	- 1	4	16	32	64	128	256	4096
Demand fetch+prefetch fetch	832477	832477	832477	832477	832477	832477	832477	832477	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na
Demand Miss+prefetch Miss	318	318	318	318	318	318	318	318	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na
Miss rate	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na
	a- always																															
Prefetch abort %			0%									20	16							509	16							100	96			
fatch distance	- 1	4	16	32	64		256	4096	- 1	4	16	32	64	128	256	4096	- 1	4	16	32	64	128	256	4096	- 1	4	16	32	64	128	256	4096
Demand fetch+prefetch fetch		1560441	1560441	1560441	1560441	1560441	1560441	1560441		1415064		1415064	1415064			1415064			1196782		1196782	1196782	1196782	1196782		832477	832477					32477
Demand Miss+prefetch Miss	332	346	387	405	1403	1406	1406	1406	332	346	387	405	1320	1323	1323	473	332	346	387	405	1100	1103	1103	na	318		318	318	318	318	318	318
Miss rate	0.02%	0.02%	0.02%	0.03%	0.09%	0.09%	0.09%	0.09%	0.02%	0.02%	0.03%	0.03%	0.09%	0.09%	0.09%	0.03%	0.03%	0.03%	0.03%	0.03%	0.09%	0.09%	0.09%	na	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%
	m- miss																															
Prefetch abort %			0%									20								501								100	%			
fatch distance	- 1	4	16	32	64		256	4096	- 1	4	16	32	64	128	256	4096	1	4	16	32	64	128	256	4096		4	16	32	64	128	256	4096
Demand fetch+prefetch fetch		832529	832538	832538	832566	832566	832566	832566	832520	832523	832527	832531	832551	832551	832551	832551	832508	832508	832512	832516	832523	832523	832523	832523	832477		832477			832477		32477
Demand Miss+prefetch Miss	328	333	345	347	414	414	414	414	327	332	341	349	399	399	399	399	322	326	333	341	366	366	366	366			318	318	318	318	318	318
Miss rate	0.04%	0.04%	0.04%	0.04%	0.05%	0.05%	0.05%	0.05%	0.04%	0.04%	0.04%	0.04%	0.05%	0.05%	0.05%	0.05%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%
	t-tagged																															
Prefetch abort %			0%									20								50								100	%			
fatch distance	- 1	4	16	32	64	128	256	4096	- 1	4	16	32	64	128	256	4096	- 1	4	16	32	64	128	256	4096	1	4	16	32	64	128		4096
Demand fetch+prefetch fetch	832559	832559	832559	832559	832559		832559	832559	832544	832544	832544	832544	832544	832544	832544	832544	832522	832522			832523	832523		832523	832477	832477			832477			32477
Demand Miss+prefetch Miss	328	335	350	367	414	414	414	414	327	332	342	359	399	399	399	399	325	327	336	346	366	366	366	366	318	318	318	318	318	318	318	318
Miss rate	0.04%		0.04%	0.04%	0.05%	0.05%	0.05%	0.05%	0.04%	0.04%	0.04%	0.04%	0.05%	0.05%	0.05%	0.05%		0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%	0.04%

Table 1. Miss number and rate with what of demand fetch and prefetch fatch are combined, under the various configuration of prefetch distance, abort percentage, fetch policy (demand, always, miss, and tagged)

Fetch policy																																
Prefetch abort %			0%									209	6							50	%							1009	6			
fatch distance	- 1	4	16	32	64	128	256	4096	1	4	16	32	64	128	256	4096	1	4	16	32	64	128	256	4096	1	4	16	32	64	128	256	4096
Prefetch fetch	0	0	0	0	0	0	0	0	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na r	na
Prefetch Miss	0	0	0	0	0	0	0	0	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na r	na
Miss rate	-		-	-	-			-	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na	na r	na
	a- always																															
Prefetch abort %			0%									209	6							50	96							1009	6			
fatch distance	- 1	4	16	32	64	128	256	4096	- 1	4	16	32	64	128	256	4096	- 1	4	16	32	64	128	256	4096	- 1	4	16	32	64	128	256	4096
Prefetch fetch	727964				727964	727964				582587						582587	364305			364305	384305	364305	364305	364305	0	0	0	0	0	0	0	0
Prefetch Miss	82	83	96	95	508	508	508	508	82	83	96	95	481	481	481	126	82	83	96	95	396	396	396	na	0	0	0	0	0	0	0	0
Miss rate	0.01%	0.01%	0.01%	0.01%	0.07%	0.07%	0.07%	0.07%	0.01%	0.01%	0.02%	0.02%	0.08%	0.08%	0.08%	0.02%	0.02%	0.02%	0.03%	0.03%	0.11%	0.11%	0.11%	na	-	-		-	-	-		_
Fetch policy Prefetch abort %	m- miss		0%									209	6							50	4							1009	6			_
				32	64	128	256	4096	- 1	4	10	32	64	128	256	4096	- 1	4	16	32	64	128	256	4096	- 1		16	32	64	128	256	4096
	- 1		16																													
fatch distance Prefetch fetch	48	52							43	46	50			74	74	74	31	31	35		46	46	46	46	0	0	10	32	0.4	0	0	01
Prefetch fetch	48 44	52 45	16 61 48	61	89	89	89	89	43	46	50	54 46	74	74			31	31	35	39					0	0	0	0	0	0	0	0
Prefetch fetch Prefetch Miss	44	45	61 48	61 50	89 89	89 89	89 89	89 89	43 40 48 19%	46 40 46 51%	42	54 46	74 74	74	74 74	74 74	29	29	30	39 32	46 46	46 46	46 46	46 46	0	0	0	0	0	0	0	0
Prefetch fetch		45	61 48	61 50	89	89	89 89	89 89	43 40 48.19%	46 40 46.51%	42	54	74 74	74	74 74	74 74	29	29		39	46 46	46 46		46 46	0	0	0	0	0	0	0	0
Prefetch fetch Prefetch Miss	44	45	61 48	61 50	89 89	89 89	89 89	89 89	43 40 48.19%	46 40 46.51%	42	54 46	74 74	74	74 74	74 74	29	29	30	39 32	46 46	46 46	46 46	46 46	0	0	0	0	0	0	0	0
Prefetch fetch Prefetch Miss Miss rate	44 47.83%	45	61 48	61 50	89 89	89 89	89 89	89 89	43 40 48.19%	46 40 46.51%	42	54 46	74 74 50.00%	74	74 74	74 74	29	29	30	39 32	46 46 50.00%	46 46	46 46	46 46	0	0	0	0 0 -	0	0	0	0
Prefetch fetch Prefetch Miss Miss rate Fetch policy	44 47.83%	45	61 48 44.04%	61 50	89 89	89 89	89 89	89 89	43 40 48.19%	46 40 46.51%	42	54 46 46.00%	74 74 50.00%	74	74 74	74 74	29	29	30	39 32 45.07%	46 46 50.00%	46 46	46 46	46 46	0 0	0 0	0 0	0	0	0 0 .	0	4096
Prefetch fetch Prefetch Miss Miss rate  Fetch policy Prefetch abort %	44 47.83%	45	61 48 44.04% 4	61 50 45.05%	89 89 50.00%	89 89 50.00%	89 89 50.00%	89 89 50.00%	43 40 48.19%	46 40 46.51% 4 67	42	54 46 46.00%	74 74 50.00%	74 50.00%	74 74 50.00%	74 74 50.00%	29	29	30 46.15%	39 32 45.07%	46 46 50.00%	46 46 50.00%	46 46 50.00%	46 46 50.00%	1 0	0 0 -	0	1009	0	0	0	0 0 - 4096 0
Prefetch fetch Prefetch Miss Miss rate  Fetch policy Prefetch abort % fatch distance	44 47.83% t-tagged	45 46.39%	61 48 44.04% 4 0%	61 50 45.05%	89 89 50.00%	89 89 50.00%	89 89 50.00%	89 89 50.00% 4096	1	4	42 45.65%	54 46 46.00% 209 32	74 74 50.00%	74 50.00%	74 74 50.00%	74 74 50.00%	29	29	30 46.15%	39 32 45.07% 50 32	46 46 50.00%	46 46 50.00%	46 46 50.00%	46 46 50.00%	1 0 0	4 0 0	0	1009	0	0	0	0 0 - 4096 0
Prefetch fetch Prefetch Miss Miss rate  Fetch policy Prefetch abort % fatch distance Prefetch fetch	44 47.83% t-tagged 1 82	45 46.39% 4 82 74	61 48 44.04% 4 0% 16 82 69	61 50 45.05% 32 82 70	89 89 50.00% 64 82	89 89 50.00% 128 82	89 89 50.00% 256 82 89	89 89 50.00% 4096 82 89	1 67	4 67 59	42 45.65% 16 67	54 46 46.00% 205 32 67 56	74 74 50.00%	74 50.00%	74 74 50.00% 256 67 74	74 74 50.00% 4096 67 74	29 48.33% 1 45	29 48.33% 4 4 45	30 46.15% 16 45	39 32 45.07% 50 32 45	46 46 50.00% % 64 46	46 46 50.00% 128 46 46	46 46 50.00%	46 46 50.00% 4096 46 46	1 0 0	4 0 0	0	1009	0	0	0	0 0 - 4096 0 0

Table 2. Miss number and rate of prefetch fatch, under the various configuration of prefetch distance, abort

Figure 1 shows the screenshot of one of the results running with dineroIV

_			Mai	e ieriiiiai			00
File Edit View Search	Terminal Hel	p					
ll-uassoc 4 ll-urepl l ll-ufetch m ll-upfdist 32 ll-uwalloc a							
ll-uwback a skipcount 0 flushcount 0 maxcount 0							
stat-interval 0 informat d on-trigger 0x0 off-trigger 0x0							
Simulation begins. Simulation complete .1-ucache							
Metrics	Tota		Instrn	Data	Read	Write	Misc
Demand Fetches Fraction of total Prefetch Fetches Fraction Total Fetches Fraction	832- 1.00 1.00 832- 1.00	477 000 61 000 538	597309 0.7175 14 0.2295 597323 0.7175	235168 0.2825 47 0.7705 235215 0.2825	130655 0.1569 47 0.7705 130702 0.1570	0.0006 104513	0 .0000 0 .0000 0
Demand Misses Demand miss rate Prefetch Misses PF miss rate Total Misses	0.0	50	14 0.0000 14 1.0000 28	283 0.0012 36 0.7660 319	47 0.0004 36 0.7660 83		0 .0000 0 .0000

Figure 1. A sample of simulation output by running dineroIV

#### Problem 2

Write a program as such to detect column-major or row-major memory layout for 2-dimentional array in your system. The suggestion is to not use compiler optimization. You can use the example in power point slide. Make sure to run the loop for enough number of iterations. For performance evaluation, use gprof. Also use Pin to analyze the effect of column-major and row-major on the cache performance (cache hit rate). Report your results and analysis (30pts).

## Answer:

1) In the program named loop\_yu.c, I set up the 10000 x 10000 array, and run both column-major and row-major functions (in loop\_yu.c, set TYPE 'b', which means both, details please refer README.pdf in file package). The program screen-shot refers the Figure 2a. I complied with prof and run the program, then got the result as what was presented in Figure 2b, it shows the running time of main(), runColumnMajor and runRowMajor function, which are 0.56s, 1.14s and 0.26s. The running time of main() is of initializing the array.

When compare with the running time of runColumnMajor and runRowMajor, it shows obviously that the first one consumes much more time, reach to five times more than the latter. This is because the column-major loops method cause much higher cache miss rate of data access, due to long stride given by the index in inner loop. When the loop changes to row-major method, the stride change to 1, which means the data access is in a sequential order, so the miss rate drops down significantly.

```
// Function Name: main()
// Function Name: main()
// Euscription: - initialize the array
- call row major or column major function
// Input file: none
// Return: none
//
```

Figure 2a. part of program source code

Figure 2b. gprof simulation shows row-major loop is more effective

2) I also use Pin to analyze the column-major (in loop\_yu2.c, set TYPE 'c') and row-major function (in loop\_yu2.c, set TYPE 'r'). The result shows the same conclusion as what is analyzed in gprof: in column major mode, the miss rate is much more higher than what is in the row major, which is 11.12% versus 1.39%. Refer the Table 3, raw output data is in the file of pin\_loop.pdf in package of "HW2\_prefetcher\_yu.zip".

	Colum Major	Row Major
Instruction Hit	2000156973	2000156974
Instruction Miss	1131	1130
DataLoad Hit	799953188	887538637
DataLoad Miss	100099886	12514437
DataStore Hit	200027751	200027750
DataStore Miss	4521	4522
Data Hit	999980939	1087566387
Data Miss	100104407	12518959
Total Hit	3000137912	3087723361
Total Miss	100105538	12520089
Instruction Total	2000158104	2000158104
Data Total	1100085346	1100085346
Total	3100243450	3100243450
DataLoad miss rate	11.12%	1.39%
Hit Total	96.77%	99.60%
Miss Total	3.23%	0.40%

Table 3. In Pin simulation, data Load miss rate of Colum-Major loops reaches to 11.12%

#### Problem 3

Use Pin to create memory trace for Dhrystone and Linpack benchmarks. PinTools provides the instruction of generating memory trace. Use your cache simulator (developed in homework 1) to create the following cache model:

Data cache size: 16KB Cache block size: 32B Associativity: 4-way

Then, develop a stride prefetcher module next to the cache, with the following configurations:

Prefetcher buffer size: 500B, 1KB, 2KB, 4KB

Prefetching confidence bits:

- 2 (prefetcher prefetches confidence values equal or bigger than 2)
- 3 (prefetcher prefetches confidence values equal and bigger than 4).

Note: Number of Prefetcher controller entries is equal to Prefetcher buffer size divided by Cache block size.

Use your own desired interval to keep an unused prefetched block in prefetcher buffer.

Evaluate the performance of the cache without prefetcher and with prefetcher with various prefetcher buffer sizes. Can you elaborate and identify the percentage of compulsory misses covered by prefetcher? (50pts)

#### Answer:

The program source code please check what in the package of "HW2\_prefetcher\_yu.zip", which includes source code, data source and README file.

After running the pin code, there are totally got 5,044,119 data items in Dhrystone.out and 4,672,663 data items in Linpack,out. Figure 3 shows the result of the prefetch simulation, which are miss numbers and miss rate of the two benchmarks. We can draw some conclusion as below:

Firstly, when we compare the different result with different configuration of the prefetcher, it shows:

- A prefetch with higher buffer size improves the prefetch performance(hit number and rate drop down), but the improve trend will be flat when buffer size reach 1K size.
- Because Dhrystone focus on integer benchmark, while Linpack focus on float benchmark, the miss number of Linpack is higher, due to more out-of-order sequence.
- It also shows that, comparatively, confidence 2 is more suitable for Dhrystone, which get less miss number and rate. The reason is the data are more regular, which says the history data pattern is more regular. While confidence 4 is more fit to Linpack because of relatively out-of-order history data pattern.





Figure 3a. Prefetch miss number and rate of Dhrystone Figure 3b. Prefetch miss number and rate of Linpack

Secondly, comparing the miss number and rate from cache with prefetcher and without prefetcher, it indicates

obviously that the cache total hit performance improves a lot. For Dhrystone benchmark, the miss rate drops down from 0.10% to 0.01%; For Linpack benchmark, the miss rate drops from 0.34% to  $0.24\sim0.27\%$ . The data shows in Figure 4a and Figure 4b.




Figure 4a. Cache miss number and rate comparison of with prefecher and withour prefecher in Dhrystone Figure 4b. Cache miss number and rate comparison of with prefecher and withour prefecher in Linpack