

CPU Architecture

LAB 3 - Digital System Design with VHDL

מגישים:

רועי שני 315995258 ינאי מייסון 206701591

Top design layout




Fig 1 – Top design.

The top entity integrates both the Datapath and ControlUnit of the multi-cycle CPU. Its inputs and outputs are primarily used for control, memory interfacing, and testbench observation:

Inputs:

- clk, rst, ena: Standard clock, reset, and enable signals to control system timing and operation.
- tb active: A testbench flag indicating when external memory access is active.
- DTCM_tb_addr_in, DTCM_tb_addr_out: Addresses used by the testbench to read from or write to the Data TCM (memory).
- DTCM tb in: Data input from the testbench to Data TCM.
- DTCM tb wr: Write enable signal from the testbench for writing to Data TCM.
- ITCM_tb_in, ITCM_tb_addr_in, ITCM_tb_wr: Instruction TCM inputs for loading instructions from the testbench.

Outputs:

- done: A signal asserted when the current instruction cycle is completed.
- DTCM_tb_out: Data output from the Data TCM back to the testbench.

Control Unit




Fig 2 – Control unit design.

The ControlUnit is the top-level control module of a multi-cycle CPU. It connects two main components:

StateLogic: A finite state machine (FSM) generating control states.

ControlLines: A microcontroller that generates control signals based on the current state, opcode, and ALU flags.

Inputs:

- clk, rst, ena: Standard clock, reset, and enable inputs to control state progression and control signal generation.
- ALU_c, ALU_z, ALU_n: Status flags from the ALU indicating carry, zero, and negative conditions.
- opcode: 4-bit opcode fetched from the instruction register, used to determine operation type.

Outputs:

- done: Indicates when a multi-cycle instruction execution is completed.
- RF addr rd, RF addr wr: Addresses for reading from and writing to the register file.
- DTCM wr: Enables write operation to Data TCM.
- DTCM_addr_sel, DTCM_addr_out, DTCM_addr_in: Address selection and routing control signals for the data memory.
- DTCM out: Enables output from Data TCM to the bus.
- ALU_op: 3-bit signal specifying the ALU operation.
- Ain: Enables loading operand A into the ALU.
- RF WregEn: Enables writing back to the register file.
- RF out: Enables output from register file.
- IRin: Enables loading data into the instruction register.
- PCin: Enables updating the program counter.
- PCsel: Selects the source for the next PC value.
- Imm1 in, Imm2 in: Enables loading of immediate values.
- status_bits: 15-bit signal containing debug and status information, including ALU flags and current opcode/state.

Datapath




Fig 3 – Data path 2 bus design.

The Datapath is the central processing block of the CPU, coordinating the register file, ALU, instruction/data memory, and control-driven logic to execute instructions. It communicates with the Control Unit to receive control signals and with external testbenches for simulation and debugging.

Inputs:

Clock & Reset:

- clk: Main system clock.
- rst: Synchronous reset signal.
- ena: Enable signal to control data path activty.

Control Signals from Control Unit:

- DTCM wr: Write enable for Data TCM (memory).
- DTCM addr sel: Selects the source for address muxing (bus A or B).
- DTCM_addr_out, DTCM_addr_in: Enable signals for loading memory address into read/write address registers.
- DTCM out: Enables output from Data TCM.
- ALU op: 3-bit ALU operation code (e.g., add, sub, etc.).
- Ain: Enable signal for storing ALU output in register A.
- RF WregEn: Enables writing to the register file.
- RF out: Enables reading from the register file to bus B.
- RF addr rd, RF addr wr: 2-bit read/write register addresses.
- IRin: Enable signal for loading the Instruction Register.
- PCin: Enable signal to load/update the Program Counter.

- PCsel: 2-bit selector for PC source (sequential, jump, etc.).
- Imm1 in, Imm2 in: Enable siginals for routing immediate operands to bus B.

Testbench Inputs:

- tb_active: When '1', testbench controls memory access (bypasses CPU).
- DTCM tb in: Testbench data input to Data TCM.
- DTCM tb wr: Write enable from testbench.
- DTCM tb addr in, DTCM tb addr out: Address lines for testbench memory access.
- ITCM tb in: Instruction data to be written into Instruction TCM.
- ITCM tb addr in: Address for instruction memory.
- ITCM_tb_wr: Write enable for instruction memory from TB.

Outputs:

- alu_c, alu_z, alu_n: ALU status flags indicating:
- Carry, Zero, and Negative results respectively used by the Control Unit for conditional logic.
- opcode: The 4-bit operation code extracted from the instruction used by the Control Unit to determine the operation to control.
- DTCM_tb_out: Data output from Data TCM, forwarded to the testbench for observation.

Simulation results

Top Testbench

```
The example code 1 file was stored in the following locations:
./datapath code/ITCMinit.txt
./datapath code/DTCMinit.txt
./datapath code/DTCMcontent.txt
The code performs the following operation in C:
              int arr[14]={20,11,2,23,14,35,6,7,48,39,10,11,12,13}
              int res;
              void main(){
                      if((arr[5] \& 31) >= (arr[4] \& 31))
                             res=0;
                      else
                             res=1;
                      while(1);
               }
This translates in assembly into the following:
              data segment:
              arr dc16 20,11,2,23,14,35,6,7,48,39,10,11,12,13
              res ds16 1
              code segment:
              1d r1,4(r0)
              1d r2,5(r0)
              mov r3,31
              mov r4.1
              mov r5,res
              and r1,r1,r3
              and r2,r2,r3
              sub r6,r2,r1
              jc 2
              add r6,r4,r0
              jmp 1
              add r6,r0,r0
              st r6,0(r5)
              done
```

The obtained DTCM, ITCM and output obtained are the following:

nop jmp -2




Fig 4 – ProgMem (left), RF (middle), DataMem (right).

As can be seen, the register files were updated to hold intermediate values as required by the program. The output file written from the data memory matches that expected from the output file provided, thereby indicating that the program indeed performed the desired calculations. This can also be seen by observing the data memory, were the correct values were indeed inserted into it.




Fig 5 – output file as well as DTCM and ITCM files for code example 1.

Datapath Testbench

The following test bench was executed on the datapath to ensure correct operation of the component. It generates a clock signal, initializes control signals, and manually stimulates the datapath through a sequence of events that mimic instruction fetch and execution. During simulation, it writes a test instruction to the instruction memory (ITCM), triggers program counter updates, loads the instruction into the instruction register (IR), and toggles key control signals such as Ain and ALU_op to observe ALU behavior. It also simulates a write operation to data memory (DTCM).





Fig 6 – wave simulation of datapath.vhd.




Control Unit Test Bench

Initially, the testbench resets the system, followed by enabling the unit (ena <= '1') to allow operation. The core of the simulation consists of a loop that systematically applies all possible 4-bit opcode values (0000 to 1111) to the ControlUnit, with each opcode held for several clock cycles to allow internal state transitions. During each opcode test, the ALU condition flags (ALU_c, ALU_z, ALU_n) are manipulated to simulate different execution scenarios and observe the control unit's corresponding output signals. This ensures that the control unit's finite state machine behaves correctly across instruction types and status conditions.

ps-w delta-w	/tb_controlunit/status_bits=/tb_controlunit/RF_addr_rd=/tb_controlunit/Im2_ln=/tb_controlunit/DICM_addr_sel=-/tb_controlunit/AUU_s=-/tb_controlunit/STG_dr_dr_dr_controlunit/STG_dr_dr_dr_controlunit/STG_dr_dr_dr_controlunit/STG_dr_dr_dr_controlunit/STG_dr_dr_dr_controlunit/STG_dr_dr_dr_dr_dr_dr_dr_dr_dr_dr_dr_dr_dr_				
	/tb controlunit/RF WregEn-				
	/tb controlunit/RF out-	/tb controlunit/opcode /tb controlunit/DTCM wr /tb controlunit/done /tb controlunit/ALU c			
	/tb_controlunit/RF_addr_wr-	/tb_controlunit/IRin-/tb_co			controlunit/Ain
100000 +1	00000000000101 0 0 1 01	10 00 0 1110 0	0 0 1 0 0	0 1 1 0 0	0 000 1 0
105000 +3	00000000000101 0 0 1 01	01 00 0 1110 0	0 0 1 0 0	0 0 0 0 1	0 000 1 0
110000 +0	00000000000101 0 0 1 01	01 00 0 1110 0	0 0 1 0 0	0 0 0 0 0	0 000 1 0
115000 +3	000000000000101 0 0 1 01	01 00 0 1110 0	0 0 1 1 0	0 0 0 0 1	0 111 1 0
120000 +2	010000000000100 0 0 1 01	01 00 0 1111 0	0 0 1 1 0	0 0 0 0 0	0 111 0 0
125000 +3	010000000000100 0 0 1 01	01 00 0 1111 0	0 0 1 1 0	0 0 1 0 1	0 111 0 0
130000 +0	010000000000100 0 0 1 01	01 00 0 1111 0	0 0 1 1 0	0 0 1 0 0	0 111 0 0
135000 +4	010000000000100 0 0 0 01	01 10 1 1111 1	0 0 1 0 0	0 0 0 0 1	0 111 0 0
140000 +0	010000000000100 0 0 0 01	01 10 1 1111 1	0 0 1 0 0	0 0 0 0 0	0 111 0 0
145000 +3	010000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 0 1	0 111 0 0
150000 +0	01000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 0 0	0 111 0 0
155000 +4	010000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	0 111 0 0
160000 +0	010000000000000 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 0	0 111 0 0
165000 +0	01000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	0 111 0 0
2170000 +0	01000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 0	0 111 0 0
175000 +0	010000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	0 111 0 0
2180000 +0	01000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 0	0 111 0 0
185000 +0	01000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	0 111 0 0
190000 +0	01000000000000 0 0 0 01	01 00 0 1111 0		0 0 0 1 0	0 111 0 0
2195000 +0 2200000 +1	01000000000100 0 0 0 01 0100000000100 0 0 0	01 00 0 1111 0 01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1 0 0 0 1 0	0 111 0 0 0 111 0 1
2205000 +0	010000000000000000000000000000000000000	01 00 0 1111 0	0 01 0 0	0 0 0 1 1	0 111 0 1
2210000 +0	010000000000000000000000000000000000000	01 00 0 1111 0	0 01 0 0	0 0 0 1 0	0 111 0 1
215000 +0	010000000000000000000000000000000000000	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	0 111 0 1
220000 +1	010000000000000 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 0	1 111 0 0
225000 +0	010000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	1 111 0 0
230000 +0	010000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 0	1 111 0 0
235000 +0	010000000000000 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	1 111 0 0
2240000 +1	010000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 0	0 111 1 0
2245000 +0	01000000000000 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	0 111 1 0
250000 +0 255000 +0	01000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 0	0 111 1 0 0 111 1 0
2255000 +0 2260000 +0	01000000000100 0 0 0 01 0100000000100 0 0 0	01 00 0 1111 0 01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1 0 0 0 0 1 0	0 111 1 0
265000 +0	010000000000000000000000000000000000000	01 00 0 1111 0 0 0 0 1111 0	0 01 0 0	0 0 0 1 1	0 111 1 0
2270000 +0	010000000000000000000000000000000000000	0 1111 0	0 01 0 0	0 0 0 1 1	0 111 1 0
2275000 +0	010000000000000000000000000000000000000	01 00 0 1111 0	0 01 0 0	0 0 0 1 1	0 111 1 0
2275000 +0	010000000000000000000000000000000000000	0 1111 0	0 0 1 0 0	0 0 0 1 1	0 111 1 0
285000 +0	010000000000000000000000000000000000000	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	0 111 1 0
290000 +0	010000000000000 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 0	0 111 1 0
2295000 +0	010000000000000 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	0 111 1 0
300000 +0	010000000000000 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 0	0 111 1 0
305000 +0	010000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	0 111 1 0
310000 +0	010000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 0	0 111 1 0
315000 +0	010000000000000 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	0 111 1 0
320000 +0	010000000000000 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 0	0 111 1 0
325000 +0	010000000000000 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	0 111 1 0
330000 +0	01000000000100 0 0 0 01	01 00 0 111 0	0 0 1 0 0	0 0 0 1 0	0 111 1 0
335000 +0	010000000000000 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	0 111 1 0
340000 +0	010000000000000 0 0 0 01	01 00 (1111 0	0 0 1 0 0	0 0 0 1 0	0 111 1 0
345000 +0	010000000000100 0 0 0 01	01 00 0 1111 0	0 0 1 0 0	0 0 0 1 1	0 111 1 0
	010000000000100 0 0 0 01	01 00 0 11 0	0 0 1 0 0	0 0 0 1 0	0 111 1 0
350000 +0					
355000 +0 355000 +0 360000 +0	0100000000100 0 0 0 01 0100000000100 0 0 0	01 00 0 1111 0 01 00 0 1111 0	0 0 1 0 0 0 0 0 1 0 0	0 0 0 1 1 0 0 0 0 1 0	0 111 1 0 0 111 1 0

Fig 7 – list simulation of control unit file.






Fig 8 – wave simulation of ControlUnit.vhd file.

