









# Osnove mikroprocesorske elektronike

Marko Jankovec



Vhodno-izhodne (I/O) linije

Primeri

# Arhitekture I/O linij nekaterih mikrokontrolerov


Družina	Izhod					Vhod		
	Simetrični	Odprti ponor	Zgornji upor	Spodnji upor	Dvižni čas	HiZ	Spodnji upor	Zgornji upor
								
Intel 8051			✓					✓
Atmel AVR	✓					✓		✓
Microchip PIC	✓	✓	✓		✓	✓		✓
Ti MSP430	✓					✓	✓	✓
ARM STM32	✓	✓	✓	✓	✓	✓	✓	✓

# Intel 8051




# Arhitektura splošnega I/O priključka pri Intel 8051


- Vsak vhod je hkrati tudi izhod
- Stalno vključen zgornji upor




# Pisanje "0"





# Pisanje "1"



# Branje




# Atmel AVR






# Arhitektura splošnega I/O priključka pri AVR



# Arhitektura splošnega I/O priključka pri AVR





# Logična tabela nastavitev I/O linije


DDRxn	PORTxn	PUD (in MCUCR)	I/O	Pull-up	Comment
0	0	X	Input	No	Tri-state (Hi-Z)
0	1	0	Input	Yes	Pxn will source current if ext. pulled low.
0	1	1	Input	No	Tri-state (Hi-Z)
1	0	X	Output	No	Output Low (Sink)
1	1	X	Output	No	Output High (Source)

- x – se nanaša na port (A, B, C, ...)
- n – se nanaša na linijo v portu (0,1,...,7)
- Vpis logične „1“ v register PINxn negira vrednost registra PORTxn, ne glede na vrednost DDRxn

# Microchip PIC




# Arhitektura splošnega I/O priključka pri PIC




- **PORTx** registers (reads the levels on the pins of the device)
- **LATx** registers (output latch)
- **TRISx** registers (data direction)
- **ANSELx** registers (analog select)
- **WPUx** registers (weak pull-up)
- **INLVLx** (input level control)
- **SLRCONx** registers (slew rate control)
- **ODCONx** registers (open-drain control)


# TI MSP430



# Arhitektura splošnega I/O priključka pri MSP430




# ARM STM32






# STM32G474

## QET




# STM32G474QET




# Priklop LED

U\_JOYSTICK + LED




LED[0..7]




LED[0..7]

LED7	25	TD15
LED6	24	PC3
LED5	23	PC2
LED4	22	PC1
LED3	14	PC0
LED2	11	PF5
LED1	10	PF4
LED0	26	PF3
	6	PF2
		VBAT

# Priklop tipk



# Arhitektura splošnega I/O priključka pri STM32



# GPIOx registri

## 9.4

## GPIO registers

Ime	Register	Funkcija																																																																																																
Mode R <b>MODER</b>	<table><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td></tr><tr><td colspan="2">MODE15[1:0]</td><td colspan="2">MODE14[1:0]</td><td colspan="2">MODE13[1:0]</td><td colspan="2">MODE12[1:0]</td><td colspan="2">MODE11[1:0]</td><td colspan="2">MODE10[1:0]</td><td colspan="2">MODE9[1:0]</td><td colspan="2">MODE8[1:0]</td></tr><tr><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td></tr><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="2">MODE7[1:0]</td><td colspan="2">MODE6[1:0]</td><td colspan="2">MODE5[1:0]</td><td colspan="2">MODE4[1:0]</td><td colspan="2">MODE3[1:0]</td><td colspan="2">MODE2[1:0]</td><td colspan="2">MODE1[1:0]</td><td colspan="2">MODE0[1:0]</td></tr><tr><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td></tr></table>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	MODE15[1:0]		MODE14[1:0]		MODE13[1:0]		MODE12[1:0]		MODE11[1:0]		MODE10[1:0]		MODE9[1:0]		MODE8[1:0]		r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	MODE7[1:0]		MODE6[1:0]		MODE5[1:0]		MODE4[1:0]		MODE3[1:0]		MODE2[1:0]		MODE1[1:0]		MODE0[1:0]		r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	00: Input mode 01: General purpose output mode 10: Alternate function mode 11: Analog mode (reset state)
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16																																																																																			
MODE15[1:0]		MODE14[1:0]		MODE13[1:0]		MODE12[1:0]		MODE11[1:0]		MODE10[1:0]		MODE9[1:0]		MODE8[1:0]																																																																																				
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w																																																																																			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																			
MODE7[1:0]		MODE6[1:0]		MODE5[1:0]		MODE4[1:0]		MODE3[1:0]		MODE2[1:0]		MODE1[1:0]		MODE0[1:0]																																																																																				
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w																																																																																			
Output Type R <b>OTYPER</b>	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>OT15</td><td>OT14</td><td>OT13</td><td>OT12</td><td>OT11</td><td>OT10</td><td>OT9</td><td>OT8</td><td>OT7</td><td>OT6</td><td>OT5</td><td>OT4</td><td>OT3</td><td>OT2</td><td>OT1</td><td>OT0</td></tr><tr><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	OT15	OT14	OT13	OT12	OT11	OT10	OT9	OT8	OT7	OT6	OT5	OT4	OT3	OT2	OT1	OT0	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	0: Output push-pull (reset state) 1: Output open-drain																																																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																			
OT15	OT14	OT13	OT12	OT11	OT10	OT9	OT8	OT7	OT6	OT5	OT4	OT3	OT2	OT1	OT0																																																																																			
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w																																																																																			
Output Speed R <b>OSPEEDR</b>	<table><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td></tr><tr><td colspan="2">OSPEED15 [1:0]</td><td colspan="2">OSPEED14 [1:0]</td><td colspan="2">OSPEED13 [1:0]</td><td colspan="2">OSPEED12 [1:0]</td><td colspan="2">OSPEED11 [1:0]</td><td colspan="2">OSPEED10 [1:0]</td><td colspan="2">OSPEED9 [1:0]</td><td colspan="2">OSPEED8 [1:0]</td></tr><tr><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td></tr><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="2">OSPEED7 [1:0]</td><td colspan="2">OSPEED6 [1:0]</td><td colspan="2">OSPEED5 [1:0]</td><td colspan="2">OSPEED4 [1:0]</td><td colspan="2">OSPEED3 [1:0]</td><td colspan="2">OSPEED2 [1:0]</td><td colspan="2">OSPEED1 [1:0]</td><td colspan="2">OSPEED0 [1:0]</td></tr><tr><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td></tr></table>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	OSPEED15 [1:0]		OSPEED14 [1:0]		OSPEED13 [1:0]		OSPEED12 [1:0]		OSPEED11 [1:0]		OSPEED10 [1:0]		OSPEED9 [1:0]		OSPEED8 [1:0]		r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	OSPEED7 [1:0]		OSPEED6 [1:0]		OSPEED5 [1:0]		OSPEED4 [1:0]		OSPEED3 [1:0]		OSPEED2 [1:0]		OSPEED1 [1:0]		OSPEED0 [1:0]		r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	00: Low speed 01: Medium speed 10: High speed 11: Very high speed
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16																																																																																			
OSPEED15 [1:0]		OSPEED14 [1:0]		OSPEED13 [1:0]		OSPEED12 [1:0]		OSPEED11 [1:0]		OSPEED10 [1:0]		OSPEED9 [1:0]		OSPEED8 [1:0]																																																																																				
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w																																																																																			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																			
OSPEED7 [1:0]		OSPEED6 [1:0]		OSPEED5 [1:0]		OSPEED4 [1:0]		OSPEED3 [1:0]		OSPEED2 [1:0]		OSPEED1 [1:0]		OSPEED0 [1:0]																																																																																				
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w																																																																																			
Pull-Up/Down R <b>PUPDR</b>	<table><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td></tr><tr><td colspan="2">PUPD15[1:0]</td><td colspan="2">PUPD14[1:0]</td><td colspan="2">PUPD13[1:0]</td><td colspan="2">PUPD12[1:0]</td><td colspan="2">PUPD11[1:0]</td><td colspan="2">PUPD10[1:0]</td><td colspan="2">PUPD9[1:0]</td><td colspan="2">PUPD8[1:0]</td></tr><tr><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td></tr><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="2">PUPD7[1:0]</td><td colspan="2">PUPD6[1:0]</td><td colspan="2">PUPD5[1:0]</td><td colspan="2">PUPD4[1:0]</td><td colspan="2">PUPD3[1:0]</td><td colspan="2">PUPD2[1:0]</td><td colspan="2">PUPD1[1:0]</td><td colspan="2">PUPD0[1:0]</td></tr><tr><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td></tr></table>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	PUPD15[1:0]		PUPD14[1:0]		PUPD13[1:0]		PUPD12[1:0]		PUPD11[1:0]		PUPD10[1:0]		PUPD9[1:0]		PUPD8[1:0]		r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	PUPD7[1:0]		PUPD6[1:0]		PUPD5[1:0]		PUPD4[1:0]		PUPD3[1:0]		PUPD2[1:0]		PUPD1[1:0]		PUPD0[1:0]		r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	00: No pull-up, pull-down 01: Pull-up 10: Pull-down 11: Reserved
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16																																																																																			
PUPD15[1:0]		PUPD14[1:0]		PUPD13[1:0]		PUPD12[1:0]		PUPD11[1:0]		PUPD10[1:0]		PUPD9[1:0]		PUPD8[1:0]																																																																																				
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w																																																																																			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																			
PUPD7[1:0]		PUPD6[1:0]		PUPD5[1:0]		PUPD4[1:0]		PUPD3[1:0]		PUPD2[1:0]		PUPD1[1:0]		PUPD0[1:0]																																																																																				
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w																																																																																			
Input Data R <b>IDR</b>	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>ID15</td><td>ID14</td><td>ID13</td><td>ID12</td><td>ID11</td><td>ID10</td><td>ID9</td><td>ID8</td><td>ID7</td><td>ID6</td><td>ID5</td><td>ID4</td><td>ID3</td><td>ID2</td><td>ID1</td><td>ID0</td></tr><tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	Port x input data I/O pin																																																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																			
ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0																																																																																			
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r																																																																																			
Output Data R <b>ODR</b>	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>OD15</td><td>OD14</td><td>OD13</td><td>OD12</td><td>OD11</td><td>OD10</td><td>OD9</td><td>OD8</td><td>OD7</td><td>OD6</td><td>OD5</td><td>OD4</td><td>OD3</td><td>OD2</td><td>OD1</td><td>OD0</td></tr><tr><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	OD15	OD14	OD13	OD12	OD11	OD10	OD9	OD8	OD7	OD6	OD5	OD4	OD3	OD2	OD1	OD0	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	Port output data I/O pin																																																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																			
OD15	OD14	OD13	OD12	OD11	OD10	OD9	OD8	OD7	OD6	OD5	OD4	OD3	OD2	OD1	OD0																																																																																			
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w																																																																																			

# GPIOx registri

## 9.4

## GPIO registers

Ime	Register	Funkcija																																																																																																
Bit Set/Reset R BSRR	<table><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td></tr><tr><td>BR15</td><td>BR14</td><td>BR13</td><td>BR12</td><td>BR11</td><td>BR10</td><td>BR9</td><td>BR8</td><td>BR7</td><td>BR6</td><td>BR5</td><td>BR4</td><td>BR3</td><td>BR2</td><td>BR1</td><td>BR0</td></tr><tr><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td></tr><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>BS15</td><td>BS14</td><td>BS13</td><td>BS12</td><td>BS11</td><td>BS10</td><td>BS9</td><td>BS8</td><td>BS7</td><td>BS6</td><td>BS5</td><td>BS4</td><td>BS3</td><td>BS2</td><td>BS1</td><td>BS0</td></tr><tr><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td></tr></table>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	<p>0: No action on the corresponding ODx bit 1: Resets the corresponding ODx bit</p> <p>0: No action on the corresponding ODx bit 1: Sets the corresponding ODx bit</p>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16																																																																																			
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0																																																																																			
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w																																																																																			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																			
BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0																																																																																			
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w																																																																																			
Lock R LCKR	<table><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td></tr><tr><td>Res</td><td>Res</td><td>Res</td><td>Res</td><td>Res</td><td>Res</td><td>Res</td><td>Res</td><td>Res</td><td>Res</td><td>Res</td><td>Res</td><td>Res</td><td>Res</td><td>Res</td><td>LCKK</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>r/w</td></tr><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>LCK15</td><td>LCK14</td><td>LCK13</td><td>LCK12</td><td>LCK11</td><td>LCK10</td><td>LCK9</td><td>LCK8</td><td>LCK7</td><td>LCK6</td><td>LCK5</td><td>LCK4</td><td>LCK3</td><td>LCK2</td><td>LCK1</td><td>LCK0</td></tr><tr><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td></tr></table>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	LCKK																r/w	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	<p>WR LCKR[16] = '1' + LCKR[15:0] WR LCKR[16] = '0' + LCKR[15:0] WR LCKR[16] = '1' + LCKR[15:0] RD LCKR RD LCKR[16] = 0: Port configuration not locked 1: Port configuration locked</p>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16																																																																																			
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	LCKK																																																																																			
															r/w																																																																																			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																			
LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0																																																																																			
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w																																																																																			
Alternate function R Low AFRL	<table><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td></tr><tr><td colspan="4">AFSEL7[3:0]</td><td colspan="4">AFSEL6[3:0]</td><td colspan="4">AFSEL5[3:0]</td><td colspan="4">AFSEL4[3:0]</td></tr><tr><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td></tr><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="4">AFSEL3[3:0]</td><td colspan="4">AFSEL2[3:0]</td><td colspan="4">AFSEL1[3:0]</td><td colspan="4">AFSEL0[3:0]</td></tr><tr><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td></tr></table>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	AFSEL7[3:0]				AFSEL6[3:0]				AFSEL5[3:0]				AFSEL4[3:0]				r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	AFSEL3[3:0]				AFSEL2[3:0]				AFSEL1[3:0]				AFSEL0[3:0]				r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	<p>Seznam vseh Alternate functions: STM32G474 datasheet poglavje 4.11</p>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16																																																																																			
AFSEL7[3:0]				AFSEL6[3:0]				AFSEL5[3:0]				AFSEL4[3:0]																																																																																						
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w																																																																																			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																			
AFSEL3[3:0]				AFSEL2[3:0]				AFSEL1[3:0]				AFSEL0[3:0]																																																																																						
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w																																																																																			
Alternate function R High AFRH	<table><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td></tr><tr><td colspan="4">AFSEL15[3:0]</td><td colspan="4">AFSEL14[3:0]</td><td colspan="4">AFSEL13[3:0]</td><td colspan="4">AFSEL12[3:0]</td></tr><tr><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td></tr><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td colspan="4">AFSEL11[3:0]</td><td colspan="4">AFSEL10[3:0]</td><td colspan="4">AFSEL9[3:0]</td><td colspan="4">AFSEL8[3:0]</td></tr><tr><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td><td>r/w</td></tr></table>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	AFSEL15[3:0]				AFSEL14[3:0]				AFSEL13[3:0]				AFSEL12[3:0]				r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	AFSEL11[3:0]				AFSEL10[3:0]				AFSEL9[3:0]				AFSEL8[3:0]				r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16																																																																																			
AFSEL15[3:0]				AFSEL14[3:0]				AFSEL13[3:0]				AFSEL12[3:0]																																																																																						
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w																																																																																			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																			
AFSEL11[3:0]				AFSEL10[3:0]				AFSEL9[3:0]				AFSEL8[3:0]																																																																																						
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w																																																																																			
Bit Reset R BRR	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>BR15</td><td>BR14</td><td>BR13</td><td>BR12</td><td>BR11</td><td>BR10</td><td>BR9</td><td>BR8</td><td>BR7</td><td>BR6</td><td>BR5</td><td>BR4</td><td>BR3</td><td>BR2</td><td>BR1</td><td>BR0</td></tr><tr><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td><td>w</td></tr></table>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	<p>0: No action on the corresponding ODx bit 1: Reset the corresponding ODx bit</p>																																																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																			
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0																																																																																			
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w																																																																																			

# Alternate functions

## 4.11 Alternate functions

Table 13. Alternate function


Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		I2C4/ SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	I2C1/3/ TIM1/2/3/4/5/8/ 20/15/ COMP1	QUADSPI1/ I2C3/4/SAI1/US B/HRTIM1/ TIM8/20/15/ COMP3	I2C1/2/3/ 4/TIM1/8/ 16/17	QUADSPI1 /SPI1/2/3/4/ I2S2/3/I2C4/ UART4/5/ TIM8/ Infrared	QUADSPI1/ SPI2/3/I2S2 /3/TIM1/5/8/ 20/Infrared	USART1/2/3 /FDCAN/CO MP7/5/6	I2C3/4/UAR T4/5/LPUA RT1/COMP 1/2/7/4/5/6/ 3	FDCAN/T IM1/8/15/ FDCAN1/ 2	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8/F DCAN1/3	FMC/LPUART1 /SAI1/HRTIM1/ TIM1	SAI1SAI1/HR TIM1/OPAMP 2	UART4/5/ SAI1/TIM 2/15/ UCPD1	EVEN
Port A	PA0	-	TIM2_CH1	TIM5_CH1	-	-	-	-	USART2_ CTS	COMP1 _OUT	TIM8_ BKIN	TIM8_ETR	-	-	-	TIM2_ ETR	EVEN OUT
	PA1	RTC_ REFIN	TIM2_CH2	TIM5_CH2	-	-	-	-	USART2_ RTS_DE	-	TIM15_ CH1N	-	-	-	-	-	EVEN OUT
	PA2	-	TIM2_CH3	TIM5_CH3	-	-	-	-	USART2_ TX	COMP2 _OUT	TIM15_ CH1	QUADSPI1_ BK1_NCS	-	LPUART1_TX	-	UCPD1_ FRSTX	EVEN OUT
	PA3	-	TIM2_CH4	TIM5_CH4	SAI1_CK1	-	-	-	USART2_ RX	-	TIM15_ CH2	QUADSPI1_ CLK	-	LPUART1_RX	SAI1_MCLK_ A	-	EVEN OUT
	PA4	-	-	TIM3_CH2	-	-	SPI1_NSS	SPI3_NSS/ I2S3_WS	USART2_ CK	-	-	-	-	-	SAI1_FS_B	-	EVEN OUT
	PA5	-	TIM2_CH1	TIM2_ETR	-	-	SPI1_SCK	-	-	-	-	-	-	-	-	UCPD1_ FRSTX	EVEN OUT
	PA6	-	TIM16_CH1	TIM3_CH1	-	TIM8_ BKIN	SPI1_MISO	TIM1_BKIN	-	COMP1 _OUT	-	QUADSPI1_ BK1_IO3	-	LPUART1_ CTS	-	-	EVEN OUT
	PA7	-	TIM17_CH1	TIM3_CH2	-	TIM8_ CH1N	SPI1_MOSI	TIM1_ CH1N	-	COMP2_ OUT	-	QUADSPI1_ BK1_IO2	-	-	-	UCPD1_ FRSTX	EVEN OUT
	PA8	MCO	-	I2C3_SCL	-	I2C2_ SDA	I2S2_MCK	TIM1_CH1	USART1_ CK	COMP7 _OUT	-	TIM4_ETR	FDCAN3_ RX	SAI1_CK2	HRTIM1_ CHA1	SAI1_SC K_A	EVEN OUT
	PA9	-	-	I2C3_SMBA	-	I2C2_ SCL	I2S3_MCK	TIM1_CH2	USART1_ TX	COMP5 _OUT	TIM15_ BKIN	TIM2_CH3	-	-	HRTIM1_ CHA2	SAI1_FS_ A	EVEN OUT
	PA10	-	TIM17_BKIN	-	USB_ CRS_SYNC	I2C2_ SMBA	SPI2_MISO	TIM1_CH3	USART1_ RX	COMP6 _OUT	-	TIM2_CH4	TIM8_ BKIN	SAI1_D1	HRTIM1_ CHB1	SAI1_SD_ A	EVEN OUT
	PA11	-	-	-	-	-	SPI2_MOSI/ I2S2_SD	TIM1_ CH1N	USART1_ CTS	COMP1 _OUT	FDCAN1_ RX	TIM4_CH1	TIM1_ CH4	TIM1_BKIN2	HRTIM1_ CHB2	-	EVEN OUT
	PA12	-	TIM16_CH1	-	-	-	I2SCKIN	TIM1_ CH2N	USART1_ RTS_DE	COMP2 _OUT	FDCAN1_ TX	TIM4_CH2	TIM1_ ETR	-	HRTIM1_ FLT1	-	EVEN OUT
	PA13	SWDIO- JTMS	TIM16_CH1N	-	I2C4_SCL	I2C1_ SCL	IR_OUT	-	USART3_ CTS	-	-	TIM4_CH3	-	-	SAI1_SD_B	-	EVEN OUT
	PA14	SWCLK- JTCK	LPTIM1_OUT	-	I2C4_SMBA	I2C1_ SDA	TIM8_CH2	TIM1_ BKIN	USART2_ TX	-	-	-	-	-	SAI1_FS_B	-	EVEN OUT
	PA15	JTDI	TIM2_CH1	TIM8_CH1	-	I2C1_ SCL	SPI1_NSS	SPI3_NSS/ I2S3_WS	USART2_ RX	UART4_ _RTS_DE	TIM1_ BKIN	-	FDCAN3_ TX	-	HRTIM1_ FLT2	TIM2_ ETR	EVEN OUT

STM32G474xB STM32G474xC STM32G474xE

Pinouts and pin descript



# I/O priključek kot izhod (MODE 01)




**Table 56.**

MODE(i) [1:0]	OTYPE(i)	OSPEED(i) [1:0]	PUPD(i) [1:0]		I/O configuration	
01	0	SPEED [1:0]	0	0	GP output	PP
	0		0	1	GP output	PP + PU
	0		1	0	GP output	PP + PD
	0		1	1	Reserved	
	1		0	0	GP output	OD
	1		0	1	GP output	OD + PU
	1		1	0	GP output	OD + PD
	1		1	1	Reserved (GP output OD)	

GP = general-purpose, PP = push-pull, PU = pull-up, PD = pull-down, OD = open-drain, AF = alternate function.


# I/O priključek kot vhod (MODE 00)



**Table 56.**

MODE(i) [1:0]	OTYPE(i)	OSPEED(i) [1:0]		PUPD(i) [1:0]		I/O configuration	
00	x	x	x	0	0	Input	Floating
	x	x	x	0	1	Input	PU
	x	x	x	1	0	Input	PD
	x	x	x	1	1	Reserved (input floating)	

# Alternativne funkcije (MODE 10)




**Table 56.**

MODE(i) [1:0]	OTYPE(i)	OSPEED(i) [1:0]	PUPD(i) [1:0]		I/O configuration	
10	0	SPEED [1:0]	0	0	AF	PP
	0		0	1	AF	PP + PU
	0		1	0	AF	PP + PD
	0		1	1	Reserved	
	1		0	0	AF	OD
	1		0	1	AF	OD + PU
	1		1	0	AF	OD + PD
	1		1	1	Reserved	

GP = general-purpose, PP = push-pull, PU = pull-up, PD = pull-down, OD = open-drain, AF = alternate function.

# Analogne funkcije (MODE 11)




**Table 56.**

MODE(i) [1:0]	OTYPE(i)	OSPEED(i) [1:0]		PUPD(i) [1:0]		I/O configuration	
11	X	X	X	0	0	Input/output	Analog
	X	X	X	0	1	Reserved	
	X	X	X	1	0	Input/output	Analog, PD
	X	X	X	1	1	Reserved	

## 3.3 V in 5V tolerantni vhodi


3.3V tolerantni vhod

Figure 25.




5V tolerantni vhod

Figure 26.



# Napajanje

Figure 16. Power supply scheme



# Tipi I/O linij

## 4.10 Pin definition

**Table 11. Legend/abbreviations used in the pinout table**

Name	Abbreviation	Definition
Pin name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name	
Pin type	S	Supply pin
	I	Input only pin
	I/O	Input / output pin
I/O structure	FT	5 V tolerant I/O
	TT	3.6 V tolerant I/O
	B	Dedicated BOOT0 pin
	NRST	Bidirectional reset pin with embedded weak pull-up resistor
	<b>Option for TT or FT I/Os</b>	
	$\_a^{(1)}$	I/O, with Analog switch function supplied by $V_{DDA}$
	$\_c$	I/O, USB Type-C PD capable
	$\_d$	I/O, USB Type-C PD Dead Battery function
	$\_f^{(2)}$	I/O, Fm+ capable
	$\_u^{(3)}$	I/O, with USB function

# Maksimalne napetosti

**Table 14. Voltage characteristics<sup>(1)</sup>**

Symbol	Ratings	Min	Max	Unit
$V_{DD} - V_{SS}$	External main supply voltage (including $V_{DD}$ , $V_{DDA}$ , $V_{BAT}$ and $V_{REF+}$ )	-0.3	4.0	V
$V_{IN}^{(2)}$	Input voltage on FT_xxx pins except FT_c pins	$V_{SS}-0.3$	$\min(V_{DD}, V_{DDA}) + 4.0^{(3)(4)}$	
	Input voltage on FT_c pins	$V_{SS}-0.3$	5.5	
	Input voltage on TT_xx pins	$V_{SS}-0.3$	4.0	
	Input voltage on any other pins	$V_{SS}-0.3$	4.0	
$ \Delta V_{DDx} $	Variations between different $V_{DDx}$ power pins of the same domain	-	50	mV
$ V_{SSx}-V_{SS} $	Variations between all the different ground pins <sup>(5)</sup>	-	50	
$V_{REF+}-V_{DDA}$	Allowed voltage difference for $V_{REF+} > V_{DDA}$	-	0.4	V

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ,  $V_{BAT}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.
2.  $V_{IN}$  maximum must always be respected. Refer to [Table 15: Current characteristics](#) for the maximum allowed injected current values.
3. This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.
4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
5. Include VREF- pin.



# Maksimalni tokovi

Table 15. Current characteristics

Symbol	Ratings	Max	Unit
$\Sigma IV_{DD}$	Total current into sum of all $V_{DD}$ power lines (source) <sup>(1)</sup>	150	mA
$\Sigma IV_{SS}$	Total current out of sum of all $V_{SS}$ ground lines (sink) <sup>(1)</sup>	150	
$IV_{DD(PIN)}$	Maximum current into each $V_{DD}$ power pin (source) <sup>(1)</sup>	100	
$IV_{SS(PIN)}$	Maximum current out of each $V_{SS}$ ground pin (sink) <sup>(1)</sup>	100	
$I_{IO(PIN)}$	Output current sunk by any I/O and control pin except FT_f	20	
	Output current sunk by any FT_f pin	20	
	Output current sourced by any I/O and control pin	20	
$\Sigma I_{IO(PIN)}$	Total output current sunk by sum of all I/Os and control pins <sup>(2)</sup>	100	
	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	100	
$I_{INJ(PIN)}^{(3)}$	Injected current on FT_xxx, TT_xx, NRST pins	-5/0 <sup>(4)</sup>	
$\Sigma  I_{INJ(PIN)} $	Total injected current (sum of all I/Os and control pins) <sup>(5)</sup>	±25	

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ,  $V_{BAT}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supplies, in the permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
3. Positive injection (when  $V_{IN} > V_{DD}$ ) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
4. A negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer also to [Table 14: Voltage characteristics](#) for the minimum allowed input voltage values.
5. When several inputs are submitted to a current injection, the maximum  $\Sigma |I_{INJ(PIN)}|$  is the absolute sum of the negative injected currents (instantaneous values).

# Nominalni delovni pogoji

**Table 17. General operating conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency	-	0	170	MHz
f <sub>PCLK1</sub>	Internal APB1 clock frequency	-	0	170	
f <sub>PCLK2</sub>	Internal APB2 clock frequency	-	0	170	
V <sub>DD</sub>	Standard operating voltage	-	1.71 <sup>(1)</sup>	3.6	V
V <sub>DDA</sub>	Analog supply voltage	ADC	1.62	3.6	V
		DAC 1 MSPS or DAC 15 MSPS or OPAMP	1.8		
		COMP used	1.8	3.6	
		VREFBUF used	2.4	3.6	
		ADC, DAC, OPAMP, COMP, VREFBUF not used	0		
V <sub>BAT</sub>	Backup operating voltage	-	1.55	3.6	V
V <sub>IN</sub>	I/O input voltage	TT <sub>xx</sub>	-0.3	V <sub>DD</sub> +0.3	V
		FT <sub>c</sub>	-0.3	5	
		All I/O except TT <sub>xx</sub> and FT <sub>c</sub>	-0.3	MIN(MIN(V <sub>DD</sub> , V <sub>DDA</sub> )+3.6 V, 5.5 V) <sup>(2)(3)</sup>	

# Napetostni nivoji I/O linij

Table 54. I/O static characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$V_{IL}^{(1)(2)}$	I/O input low level voltage	All except FT_c	$1.62\text{ V} < V_{DD} < 3.6\text{ V}$	-	-	$0.3 \times V_{DD}$	V
						$0.39 \times V_{DD} - 0.06^{(3)}$	
		FT_c	$1.62\text{ V} < V_{DD} < 3.6\text{ V}$	-	-	$0.3 \times V_{DD}$	
						$0.25 \times V_{DD}$	
$V_{IH}^{(1)(2)}$	I/O input high level voltage	All except FT_c	$1.62\text{ V} < V_{DD} < 3.6\text{ V}$	$0.7 \times V_{DD}$	-	-	V
				$0.49 \times V_{DD} + 0.26^{(3)}$	-	-	
		FT_c	$1.62\text{ V} < V_{DD} < 3.6\text{ V}$	$0.7 \times V_{DD}$	-	-	
$V_{HYS}^{(3)}$	Input hysteresis	TT_xx, FT_xxx, NRST	$1.62\text{ V} < V_{DD} < 3.6\text{ V}$	-	200	-	mV
$R_{PU}$	Weak pull-up equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{SS}$		25	40	55	k $\Omega$
$R_{PD}$	Weak pull-down equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{DD}$		25	40	55	
$C_{IO}$	I/O pin capacitance	I/O pin capacitance	-	-	5	-	pF

# Tokovna zmogljivost I/O linij



Table 55. Output voltage characteristics<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}^{(3)}$	Output low level voltage for an I/O pin	CMOS port	-	0.4	V
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin	$ I_{IO}  = 2 \text{ mA}$ for FT_c I/Os = 8 mA for other I/Os $V_{DD} \geq 2.7 \text{ V}$	$V_{DD}-0.4$	-	
$V_{OL}^{(3)}$	Output low level voltage for an I/O pin	TTL port	-	0.4	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin	$ I_{IO}  = 2 \text{ mA}$ for FT_c I/Os = 8 mA for other I/Os $V_{DD} \geq 2.7 \text{ V}$	2.4	-	
$V_{OL}^{(3)}$	Output low level voltage for an I/O pin	All I/Os except FT_c	-	1.3	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin	$ I_{IO}  = 20 \text{ mA}$ $V_{DD} \geq 2.7 \text{ V}$	$V_{DD}-1.3$	-	
$V_{OL}^{(3)}$	Output low level voltage for an I/O pin	$ I_{IO}  = 1 \text{ mA}$ for FT_c I/Os = 4 mA for other I/Os	-	0.4	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin	$V_{DD} \geq 1.62 \text{ V}$	$V_{DD}-0.45$	-	
$V_{OLFM+}^{(3)}$	Output low level voltage for an FT I/O pin in FM+ mode (FT I/O with "f" option)	$ I_{IO}  = 20 \text{ mA}$ $V_{DD} \geq 2.7 \text{ V}$	-	0.4	
		$ I_{IO}  = 10 \text{ mA}$ $V_{DD} \geq 1.62 \text{ V}$	-	0.4	

1. The  $I_{IO}$  current sourced or sunk by the device must always respect the absolute maximum rating specified in [Table 14: Voltage characteristics](#), and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings  $\Sigma I_{IO}$ .
2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
3. Guaranteed by design.



# Zmogljivost tokovnega ponora pri -8 mA

$V_{OL}^{(3)}$	Output low level voltage for an I/O pin	CMOS port	-	0.4
----------------	---	-----------	---	-----





# Zmogljivost tokovnega izvora pri 8 mA

$V_{OH}^{(3)}$	Output high level voltage for an I/O pin	$ I_{IO}  = 2 \text{ mA}$ for FT_c $I/Os = 8 \text{ mA}$ for other I/Os $V_{DD} \geq 2.7 \text{ V}$	$V_{DD}-0.4$	-
----------------	--	--	--------------	---





# Zmogljivost tokovnega ponora pri -20 mA

$V_{OL}^{(3)}$	Output low level voltage for an I/O pin II $I = 20\text{ mA}$	All I/Os except FT_c	-	1.3	V
----------------	--	----------------------	---	-----	---



# Zmogljivost tokovnega izvora pri 20 mA

$V_{OH}^{(3)}$	Output high level voltage for an I/O pin	$ I_{IO}  = 20 \text{ mA}$ $V_{DD} \geq 2.7 \text{ V}$	$V_{DD} - 1.3$	-
----------------	--	---	----------------	---





# Hitrosti preklopov (OPEEDR)



Vdd = 2,7 – 3.6 V

OSPEEDR	Dvnižni čas	Maks.frekvenca
00	17 ns	10 MHz
01	4,5 ns	50 MHz
10	2,5 ns	100 MHz
11	1,7 ns	180 MHz


Vdd = 1,6 – 2.7 V

OSPEEDR	Dvnižni čas	Maks.frekvenca
00	37 ns	1,5 MHz
01	9 ns	15 MHz
10	5 ns	37,5 MHz
11	3.3 ns	75 MHz

Figure 14. Pin loading conditions



# Izmerjen signal pri različnih **OSPEEDR**



# Za konec

## Datasheet

- Električni in logični podatki za specifični mikrokrmilnik




### STM32G474xB STM32G474xC STM32G474xE

Arm® Cortex®-M4 32-bit MCU+FPU, 170 MHz / 213 DMIPS, 128 KB SRAM, rich analog, math acc, 184 ps 12 chan Hi-res timer

Datasheet - production data

#### Features

- Core: Arm® 32-bit Cortex®-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from Flash memory, frequency up to 170 MHz with 213 DMIPS, MPU, DSP instructions
- Operating conditions:
  - $V_{DD}$ ,  $V_{DDA}$  voltage range: 1.71 V to 3.6 V
- Mathematical hardware accelerators



## Reference manual

- Skupni podatki družine mikrokrmilnikov
  - Jedro, pomnilniki
  - Periferija in registri



### RM0440 Reference manual

STM32G4 Series  
advanced Arm®-based 32-bit MCUs

#### Introduction

This reference manual targets application developers. It provides complete information on how to use the STM32G4 Series microcontroller memory and peripherals.

The STM32G4 Series is a family of microcontrollers with different memory sizes, packages and peripherals.

For ordering information, mechanical and electrical device characteristics refer to the corresponding datasheets.

For information on the Arm® Cortex®-M4 core, refer to the Cortex®-M4 *Technical Reference Manual*.

The STM32G4 Series microcontrollers include ST state-of-the-art patented technology.