
Osnove mikroprocesorske elektronike


Marko Jankovec Sinhrona komunikacijska vodila Primeri I²C


Vodilo IIC (Inter Integrated Circuit) – I²C

- Sinhrono vodilo
 - SCL Serial CLock




Tipičen potek komunikacije I2C






Naslovni prostor – 7 bitov



0000000 0	General Call
0000000 1	Start Byte
0000001 X	CBUS Addresses
0000010 X	Reserved for Different Bus Formats
0000011 X	Reserved for future purposes
00001XX X	High-Speed Master Code
11110XX X	10-bit Slave Addressing
11111XX X	Reserved for future purposes


https://www.i2c-bus.org/addressing/

10-bitno naslavljanje




Modul I²C pri AVR (TWI)

- Two TWI instances TWI0 and TWI1
- Simple, yet Powerful and Flexible Communication Interface, only two Bus Lines Needed
- Both Master and Slave Operation Supported
- Device can Operate as Transmitter or Receiver
- 7-bit Address Space Allows up to 128 Different Slave Addresses
- Multi-master Arbitration Support
- Up to 400kHz Data Transfer Speed
- Slew-rate Limited Output Drivers
- Noise Suppression Circuitry Rejects Spikes on Bus Lines
- Fully Programmable Slave Address with General Call Support
- Address Recognition Causes Wake-up When AVR is in Sleep Mode
- Compatible with Philips' I²C protocol



Uporaba vmesnika TWI



Primer kode za vmesnik TWI

Prekinitvena rutina TWI


```
interrupt [TWI] void twi isr(void)
  switch (TWSR&0xF8)
    case TWI START: // start condition ack
            TWDR = TWI SLA; //load address + R/W
            TWI SLA=0; // indicates no error
            TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE); // start
            break;
    case TWI MT SLA ACK: //master write slave address ackn
            TWI N--;
            TWDR = TWI BUFFER[TWI N]; // load data
            TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE); // start
            break:
    case TWI MT DATA ACK: //master write data transfer ack
            if (TWI N)
              TWDR = TWI BUFFER[TWI N-1]; // load data
              TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE); // start
            else
              TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO); // stop
            TWI N--;
            break;
```

```
case TWI MR SLA ACK: //master read slave address ack
  TWI N--;
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA) | (1 << TWIE); //enable
receiving data
  break;
case TWI MR DATA ACK:
                           //master read slave data received ack
  TWI BUFFER[TWI N] = TWDR;
                                          //shranimo podatek
  TWI N--;
  if (TWI N)
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA) | (1 << TWIE);
    //enable receiving data and acknowledge
    else TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE);
    // enable receiving data and not acknowledge - last byte read
  break;
case TWI MR DATA NACK: //master read slave data received not
acknowledged
  TWI BUFFER[TWI N] = TWDR; /shranimo zadnji byte podatka
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO); // send stop condition
  TWI N--;
break;
default:
            //error occured during TWI transmission
                           // store TWSR for error inspection
  TWI SLA=TWSR&0xF8;
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO); // send stop condition
  TWI N=255;
                          // indicates TWI termination
break:
```

Modul I2C pri STM32

- I²C bus specification rev03 compatibility:
 - Slave and master modes
 - Multimaster capability
 - Standard-mode (up to 100 kHz)
 - Fast-mode (up to 400 kHz)
 - Fast-mode Plus (up to 1 MHz)
 - 7-bit and 10-bit addressing mode
 - Multiple 7-bit slave addresses (2 addresses, 1 with configurable mask)
 - All 7-bit addresses acknowledge mode
 - General call
 - Programmable setup and hold times
 - Easy to use event management
 - Optional clock stretching
 - Software reset
- 1-byte buffer with DMA capability
- Programmable analog and digital noise filters

Figure 630. I2C block diagram



Analogni in digitalni filter za odpravo šuma

Table 381. Comparison of analog vs. digital filters

-	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	Programmable length: extra filtering capability versus standard requirements Stable length
Drawbacks	Variation vs. temperature, voltage, process	Wakeup from Stop mode on address match is not available when digital filter is enabled

MS49608V1

Nastavitve zakasnitev

Figure 632. Setup and hold timings DATA HOLD TIME SCL falling edge internal detection tsync1! SDADEL: SCL stretched low by the I2C SDA output delay SCL SDA Data hold time: in case of transmission, the data is sent on SDA output after the SDADEL delay, if it is already available in I2C_TXDR. DATA SETUP TIME SCLDEL SCL stretched low by the I2C SCL SDA

Data setup time: in case of transmission, the SCLDEL counter starts

when the data is sent on SDA output.

Strojno podprt protokol

Hardware transfer management


The I2C has a byte counter embedded in hardware in order to manage byte transfer and to close the communication in various modes such as:

- NACK, STOP and ReSTART generation in master mode
- ACK control in slave receiver mode
- PEC generation/checking when SMBus feature is supported

The byte counter is always used in master mode. By default it is disabled in slave mode, but it can be enabled by software by setting the SBC (Slave Byte Control) bit in the I2C_CR2 register.


Primer sprejema podatka

Figure 634. Data reception




Primer pošiljanja podatka

Figure 635. Data transmission



Master pošiljanje dveh podatkov

Figure 649. Transfer bus diagrams for I2C master transmitter



Master sprejem dveh podatkov

Figure 652. Transfer bus diagrams for I2C master receiver

Example I2C master receiver 2 bytes, automatic end mode (STOP) **RXNE** RXNE legend: transmission Address data1 data2 NA P reception INIT SCL stretch NBYTES INIT: program Slave address, program NBYTES = 2, AUTOEND=1, set START EV1: RXNE ISR: rd data1 EV2: RXNE ISR: rd data2

Detekcija napak


Bus Error (BERR) – This error occurs when the I2C interface detects an external Stop or Start condition during an address or a data transfer.

Acknowledge Failure (AF) – This error occurs when the interface detects a non-acknowledge bit.

Arbitration Lost (ARLO) – This error occurs when the I2C interface detects an arbitration lost condition.

Overrun/Underrun Error (OVR) – An overrun error can occur in slave mode when clock stretching is disabled and the I2C interface is receiving data. The interface has received a byte and the data in DR has not been read before the next byte is received by the interface. Underrun error can occur in slave mode when clock stretching is disabled and the I2C interface is transmitting data. The interface has not updated the DR with the next byte before the clock comes for the next byte.

Nastavitve I2C v CubeMX



Uporaba brez prekinitev

```
HAL StatusTypeDef HAL I2C Master Transmit(I2C HandleTypeDef *hi2c, uint16 t DevAddress, uint8 t *pData, uint16 t
Size, uint32_t Timeout);
HAL StatusTypeDef HAL I2C Master Receive(I2C HandleTypeDef *hi2c, uint16 t DevAddress, uint8 t *pData, uint16 t
Size, uint32 t Timeout);
HAL StatusTypeDef HAL I2C Slave Transmit(I2C HandleTypeDef *hi2c, uint8 t *pData, uint16 t Size, uint32 t
Timeout);
HAL StatusTypeDef HAL I2C Slave Receive(I2C HandleTypeDef *hi2c, uint8 t *pData, uint16 t Size, uint32 t Timeout);
HAL StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16 t
MemAddSize, uint8 t *pData, uint16 t Size, uint32 t Timeout);
HAL StatusTypeDef HAL I2C Mem Read(I2C HandleTypeDef *hi2c, uint16 t DevAddress, uint16 t MemAddress, uint16 t
MemAddSize, uint8 t *pData, uint16 t Size, uint32 t Timeout);
HAL StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t
Timeout);
```

Uporaba s prekinitvami

```
HAL StatusTypeDef HAL I2C Master Transmit IT(I2C HandleTypeDef *hi2c, uint16 t DevAddress, uint8 t *pData,
uint16 t Size);
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t
Size);
HAL StatusTypeDef HAL I2C Slave Transmit IT(I2C HandleTypeDef *hi2c, uint8 t *pData, uint16 t Size);
HAL StatusTypeDef HAL I2C Slave Receive IT(I2C HandleTypeDef *hi2c, uint8 t *pData, uint16 t Size);
HAL StatusTypeDef HAL I2C Mem Write IT(I2C HandleTypeDef *hi2c, uint16 t DevAddress, uint16 t MemAddress, uint16 t
MemAddSize, uint8 t *pData, uint16 t Size);
HAL StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16 t
MemAddSize, uint8 t *pData, uint16 t Size);
HAL StatusTypeDef HAL I2C Master Seq Transmit IT(I2C HandleTypeDef *hi2c, uint16 t DevAddress, uint8 t *pData,
uint16 t Size, uint32 t XferOptions);
HAL StatusTypeDef HAL I2C Master Seq Receive IT(I2C HandleTypeDef *hi2c, uint16 t DevAddress, uint8 t *pData,
uint16 t Size, uint32 t XferOptions);
HAL StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32 t
XferOptions);
HAL StatusTypeDef HAL I2C Slave Seq Receive IT(I2C HandleTypeDef *hi2c, uint8 t *pData, uint16 t Size,
uint32 t XferOptions);
HAL StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c);
HAL StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c);
HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress);
```


https://deepbluembedded.com/stm32-i2c-tutorial-hal-examples-slave-dma/

Uporaba z DMA


```
HAL StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t
*pData,uint16 t Size);
HAL StatusTypeDef HAL I2C Master Receive DMA(I2C HandleTypeDef *hi2c, uint16 t DevAddress, uint8 t *pData,
uint16 t Size);
HAL StatusTypeDef HAL I2C Slave Transmit DMA(I2C HandleTypeDef *hi2c, uint8 t *pData, uint16 t Size);
HAL StatusTypeDef HAL I2C Slave Receive DMA(I2C HandleTypeDef *hi2c, uint8 t *pData, uint16 t Size);
HAL StatusTypeDef HAL I2C Mem Write DMA(I2C HandleTypeDef *hi2c, uint16 t DevAddress, uint16 t MemAddress,
uint16 t MemAddSize, uint8 t *pData, uint16 t Size);
HAL StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16 t
MemAddSize, uint8 t *pData, uint16 t Size);
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16 t DevAddress, uint8 t *pData,
uint16 t Size, uint32 t XferOptions);
HAL StatusTypeDef HAL I2C Master Seq Receive DMA(I2C HandleTypeDef *hi2c, uint16 t DevAddress, uint8 t *pData,
uint16_t Size, uint32_t XferOptions);
HAL StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16 t Size, uint32 t
XferOptions);
HAL StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32 t
XferOptions);
```

https://deepbluembedded.com/stm32-i2c-tutorial-hal-examples-slave-dma/


18-bitni Σ-Δ AD pretvornik MCP3421




18-bitni Σ-Δ AD pretvornik MCP3421




Pisanje nastavitve




Branje vrednosti




Pretvarjanje logičnih nivojev



12C multiplekser





12C multiplekser

