

Osnove mikroprocesorske elektronike

Marko Jankovec



Arhitekture mikroprocesorjev

Primeri


Arhitekture najpogostejših mikrokontrolnikov

Družina	Arhitekura				Leto uvedbe
Intel 8051	Harvard	8-bit	RISC	akumulator	1980
Microchip PIC	Harvard	8-bit	RISC	akumulator	1985
Atmel AVR	Harvard	8-bit	RISC	registri	1996
Texas Instruments MSP430	Princeton	16-bit	RISC	registri	1992
ARM	Princeton /Harvard	32-bit	RISC	registri	1985


Intel 8051




Izvajanje inštrukcij




Crystal or Ceramic Resonator Oscillator Circuit




Atmel AVR



Jedro AVR



Aritmetično-logična enota



Instruction set

ADD

Add two Registers

Operation: $Rd \leftarrow Rd + Rr$

Syntax: `add Rd,Rr`

Operands: $0 \leq d \leq 31$

$0 \leq r \leq 31$

Flags: H,S,V,N,Z,C

Example: `add r4,r25`

(Adds two registers without the C flag and places the result in the destination register Rd)

Additional explanation

Architecture

Index

Expressions

Directives

Instruction set

Back

Next

ADD	Add Two Registers
ADC	Add with Carry Two Registers
ADIW	Add Immediate to Word

LSL	Logical Shift Left
ROL	Rotate Left through Carry

AND	Logical AND Registers
ANDI	Logical AND Register and Constant
OR	Logical OR Registers
ORI	Logical OR Register and Constant
EOR	Exclusive OR Registers

COM	One's Complement
NEG	Two's Complement
SWAP	Swap Nibbles

INC	Increment
DEC	Decrement
SER	Set Register
CLR	Clear Register


SUB	Subtract Two Registers
SBC	Subtract with Carry Two Registers
SBIW	Subtract Immediate from Word

SUBI	Subtract Constant from Register
SBCI	Subtract with Carry Constant from Register

LSR	Logical Shift Right
ROR	Rotate Right through Carry
ASR	Arithmetic Shift Right

CP	Compare
CPC	Compare with Carry
CPI	Compare Register with Immediate
TST	Test for Zero or Minus


Izvajanje instrukcij - dvonivojsko cevovodenje




Programski pomnilnik (FLASH)

Word	Program Memory		Operation Code														
0000		ldi r16 , 7	1	1	1	0	K	K	K	K	D	D	D	D	K	K	K
0001	loop:	inc r17	1	0	0	1	0	1	0	D	D	D	D	0	0	1	1
0002		add r16 , r17	0	0	0	0	1	1	R	D	D	D	D	R	R	R	R
0003		sbi PORTB,6	1	0	0	1	1	0	1	A	A	A	A	A	B	B	B
0004		brbs 4, load	1	1	1	1	0	0	K	K	K	K	K	S	S	S	S
0005		in r4,PORTB	1	0	1	1	0	A	A	D	D	D	D	A	A	A	A
0006		out PORTB,r4	1	0	1	1	1	A	A	R	R	R	R	R	A	A	A
0007		sbrs r16 , 0	1	1	1	1	1	1	R	R	R	R	R	0	B	B	B
0008		rjmp loop	1	1	0	0	K	K	K	K	K	K	K	K	K	K	K
0009		ldd r4, Y+2	1	0	Q	0	Q	Q	0	D	D	D	D	1	Q	Q	Q
000A	load	lds r4, 27	1	0	0	1	0	0	0	D	D	D	D	0	0	0	0
000B			K	K	K	K	K	K	K	K	K	K	K	K	K	K	K
000C		st Y, r4	1	0	0	0	0	0	1	R	R	R	R	1	0	0	0


Microchip PIC




Microchip PIC




Jedro PIC




Izvajanje inštrukcij



TI MSP430



TI MSP430 jedro



ARM – Advanced RISC Machines

1990



ARM

2004




ARM

2018




arm


ARM – Advanced RISC Machines



1985 ARM1
3 μ 6k gates
7mm x 7mm




2010 Cortex-M0
20nm 8k gates
0.07mm x 0.07mm




Cortex-A9 SOC
40nm 100M gates
7.4mm x 6.9mm

Acorn computers 1985

Razvoj ARM



ARM danes



Primerjava

	Application processors	Real-time processors	Microcontroller processors
Design	High clock frequency, Long pipeline, High performance, Multimedia support (NEON instruction set extension)	High clock frequency, Long to medium pipeline length, Deterministic (low interrupt latency)	Usually shorter pipeline, Ultra-low-power, Deterministic (low interrupt latency)
System features	Memory Management Unit (MMU), cache memory, ARM TrustZone® security extension	Memory Protection Unit (MPU), cache memory, Tightly Coupled Memory (TCM)	Memory Protection Unit (MPU), Nested Vectored Interrupt Controller (NVIC), Wakeup Interrupt Controller (WIC), ARM TrustZone® security extension in latest designs.
Target markets	Mobile computing, smart phones, energy-efficient servers, high-end microprocessors	Industrial microcontrollers, automotives, Hard disk controllers, Baseband modem	Microcontrollers, Deeply embedded systems (e.g. sensors, MEMS, mixed signal IC), Internet of Things (IoT)

Primerjava ARM cortex M0 – M4


Processor	ARM Architecture	Core Architecture	Thumb [®]	Thumb [®] -2	Hardware Multiply	Hardware Divide	Saturated Math	DSP Extensions	Floating Point
Cortex-M0	ARMv6-M	Von Neumann	Most	Subset	1 or 32 cycle	No	No	No	No
Cortex-M0+	ARMv6-M	Von Neumann	Most	Subset	1 or 32 cycle	No	No	No	No
Cortex-M1	ARMv6-M	Von Neumann	Most	Subset	3 or 33 cycle	No	No	No	No
Cortex-M3	ARMv7-M	Harvard	Entire	Entire	1 cycle	Yes	Yes	No	No
Cortex-M4	ARMv7E-M	Harvard	Entire	Entire	1 cycle	Yes	Yes	Yes	Optional

ARM cortex M4 tehnologija


Configuration	90LP (7-track, RVt, typical 1.2V, 25°C)		65LP (8 Track , RVt, typical 1.2V, 25°C)		40LP (9 Track, RVt, typical 1.1v, 25°C)		28HPM (9-track, HVt, typical 0.9v, 85°C)	
	Area mm ²	Power μW/MHz	Area mm ²	Power μW/MHz	Area mm ²	Power μW/MHz	Area mm ²	Power μW/MHz
Minimum Configuration*	0.119	32.82	0.076	26.40	0.028	12.26	0.020	8.47
Feature Rich**	0.304	41.47	0.201	35.54	0.082	15.48	0.053	11.20

Max Freq	40LP (9-track RVt, typical 1.1v, 25C)	28HPM (12track , LVt, typical 0.9v, 85°C)
Feature Rich Configuration**	223MHz	822MHz


ARM cortex M4 jedro




ARM cortex M4 jedro




ARM cortex M4 mikroprocesorsko jedro



3-nivojsko cevovodenje




Problem skokov



Registri in pomnilnik


Name	Fun		
R0	0xFFFFFFFF	System level	Private peripherals including build-in interrupt controller (NVIC), MPU control registers, and debug components
R1	0xE0000000	External device	Mainly used as external peripherals
R2	0xDFFFFFFF	External RAM	Mainly used as external memory
R3	0xA0000000	Peripherals	Mainly used as peripherals
R4	0x9FFFFFFF	SRAM	Mainly used as static RAM
R5	0x60000000	CODE	Mainly used for program code. Also provides exception vector table after power up
R6	0x5FFFFFFF		
R7	0x40000000		
R8	0x3FFFFFFF		
R9	0x20000000		
R10	0x1FFFFFFF		
R11	0x00000000		
R12			
R13 (MSP)			
R13 (PSP)			
R14			
R15			

ARM inštrukcije



Thumb inštrukcije


ADDS r1, r1, #2



ADD r1, #2

- Brez pogojev, rotacije, 3-biten naslov registra, ...


Instrukcije




Nabor Thumb inštrukcij

Floating Point


VABS	VADD	VCMP	VCMPE	VCVT	VCVTR	VCVTB	VCVTT	VDIV	VCVTA
PKHBT	PKHTB	QADD	QADD16	QADD8	QASX	QDADD	QDSUB	VFMA	VCVTN
QSAX	QSUB	QSUB16	QSUB8	SADD16	SADD8	SASX	SEL	VFMS	VCVTP
SHADD16	SHADD8	SHASX	SHSAX	SHSUB16	SHSUB8	SMLABB	SMLABT	VFNMA	VCVTM
SMLATB	SMLATT	SMLAD	SMLADX	SMLALBB	SMLALBT	SMLALTB	SMLALTT	VFNMS	VMAXNM
SMLALD	SMLALDX	SMLAWB	SMLAWT	SMLSD	SMLSX	SMLSX	SMLSX	VLDM	VMINNM
ADC	ADD	ADR	AND	ASR	BFC	SMMLA	SMMLAR	VLDR	VRINTA
BFI	BIC	CDP	CDP2	CLZ	CMN	SMMLS	SMMLSR	VMLA	VRINTN
CMP	DBG	EOR	LDC	LDC2	LDMIA	SMMUL	SMMULR	VMLS	VRINTP
LDMDB	LDR	LDRB	LDRBT	LDRD	LDRH	SMUAD	SMUADX	VMOV	VRINTM
LDRHT	LDRSB	LDRSBT	LDRSH	LDRT	LSL	SMULBB	SMULBT	VMRS	VRINTX
LSR	MCR	MCR2	MCCR	MCRR2	MLA	SMULTB	SMULLT	VMSR	VRINTZ
MLS	MRC	MRC2	MRRC	MRRC2	MUL	SMULWB	SMULWT	VMUL	VRINTR
MVN	NOP	ORN	ORR	PLD	PLI	SMUSD	SMUSDX	VNEG	VSEL
POP	PUSH	RBIT	REV	REV16	REVSH	SSAT16	SSAX	VNMLA	
ROR	RRX	RSB	SBC	SBFX	SEV	SSUB16	SSUB8	VNMLS	
SMLAL	SMULL	SSAT	STC	STC2	STMIA	SXTAB	SXTAB16	VNMUL	
B									
ADC	ADD	ADR	AND	ASR	STR	SXTAH	UADD16	VPOP	
BIC	BKPT	BL	BLX	BX	STRB	STRBT	UADD8	VPUSH	
CMN	CMP	CPS	DMB	EOR	CLREX	STRD	UHADD16	VSQRT	
DSB		ISB	LDMIA	LDR	LDREX	STRHT	UHSUB8	VSTM	
LDRB	LDRH	LDRSB	LDRSH	LSL	LDREXB	SUB	UMAAL	VSTR	
MOV	MRS	MSR	MUL		LDREXH	SXTH	UQADD16	VSUB	
MVN	NOP	ORR	PUSH	REV	MOV	TBH	UQASX		
REV16	REVSH	ROR	RSB	SBC	MOVT	TSH	UQSAX		
STMIA	STR	STRB	STRH	SVC	SDIV	TST	UQSUB16		
SXTB	SXTH	TST	UDF	UXTB	STREX	UMULL	USAD8		
WFE	WFI	YIELD			STREXB	UXTB	USADA8		
					STREXH	UXTH	USAT16		
					UDIV	WFE	USAX		
						YIELD	USUB16		
						IT	UXTAB		
							UXTAH		
							UXTB16		




STM32 mikrokrmlniki




STM32 F0 ...




... STM32 F0




STM32 G4 ...



... STM32 G4




Sistemska arhitektura vodil




STM32 G4

organizacija


pomnilnika




Distribucija ure ...



... distribucija ure




STM32 ekosistem




Common Microcontroller Software Interface Standard

CMSIS

- CMSIS-Build**
- Generic project format
 - CI workflow
 - Software template projects



Primer STM32 CMSIS



```

typedef struct
{
    __IO uint32_t MODER;           /*!< GPIO port mode register,          Address offset: 0x00 */
    __IO uint32_t OTYPER;          /*!< GPIO port output type register,  Address offset: 0x04 */
    __IO uint32_t OSPEEDR;         /*!< GPIO port output speed register, Address offset: 0x08 */
    __IO uint32_t PUPDR;           /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
    __IO uint32_t IDR;             /*!< GPIO port input data register,   Address offset: 0x10 */
    __IO uint32_t ODR;             /*!< GPIO port output data register,  Address offset: 0x14 */
    __IO uint32_t BSRR;            /*!< GPIO port bit set/reset register, Address offset: 0x18 */
    __IO uint32_t LCKR;            /*!< GPIO port configuration lock register, Address offset: 0x1C */
    __IO uint32_t AFR[2];          /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
    __IO uint32_t BRR;             /*!< GPIO Bit Reset register,        Address offset: 0x28 */
} GPIO_TypeDef;

.

.

.

#define PERIPH_BASE          (0x40000000UL) /*!< Peripheral base address */
#define GPIOC_BASE             (AHB2PERIPH_BASE + 0x0800UL)
#define AHB2PERIPH_BASE        (PERIPH_BASE + 0x08000000UL)

```


```

#include "stm32g474xx.h"
...
GPIOC->BSRR = 0x00000001;


```

Nivoji knjižnic


Abstraction
Level



Hardware Abstraction Layer (HAL) Low-Layer (LL)




Primer STM32 LL



```
#define WRITE_REG(REG, VAL) ((REG) = (VAL))


__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
    WRITE_REG(GPIOx->BSRR, PinMask);
}
```



```
#include "stm32g474xx_ll_gpio.h"

LL_GPIO_SetOutputPin(GPIOC, 1);
```

Primer STM32 HAL



```
typedef enum
{
    GPIO_PIN_RESET = 0U,
    GPIO_PIN_SET
} GPIO_PinState;

void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
    /* Check the parameters */
    assert_param(IS_GPIO_PIN(GPIO_Pin));
    assert_param(IS_GPIO_PIN_ACTION(PinState));

    if (PinState != GPIO_PIN_RESET)
    {
        GPIOx->BSRR = (uint32_t)GPIO_Pin;
    }
    else
    {
        GPIOx->BRR = (uint32_t)GPIO_Pin;
    }
}
```

```
#include "stm32g474xx_hal_gpio.h"

HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
```