# Osnove mikroprocesorske elektronike

Marko Jankovec


Vhodno-izhodne (I/O) linije


Primeri

#### Arhitekture I/O linij nekatrih mikrokrmilnikov

Družina			Izhod		Vhod			
	Simetrični	Odprti ponor	Zgornji upor	Spodnji upor	Dvižni čas	HiZ	Spodnji upor	Zgornji upor
	U <sub>cc</sub> o		U <sub>cc</sub> Q	<i>U</i> <sub>α</sub>	90% 50%	U <sub>v</sub>	V <sub>x</sub>	Us O
Intel 8051			✓					✓
Atmel AVR	✓					✓		✓
Microchip PIC	✓	✓	✓		✓	✓		✓
Ti MSP430	✓					✓	✓	✓
ARM STM32	$\checkmark$	✓	✓	✓	✓	✓	✓	✓


#### Intel 8051






#### Arhitektura splošnega I/O priključka pri Intel 8051


- Vsak vhod je hkrati tudi izhod
- Stalno vključen zgornji upor




## Pisanje "0"




## Pisanje "1"




## Branje




#### Atmel AVR



#### Arhitektura splošnega I/O priključka pri AVR



#### Arhitektura splošnega I/O priključka pri AVR





## Logična tabela nastavitev I/O linije

DDRxn	PORTxn	PUD (in MCUCR)	I/O	Pull-up	Comment
0	0	Χ	Input	No	Tri-state (Hi-Z)
0	1	0	Input	Yes	Pxn will source current if ext. pulled low.
0	1	1	Input	No	Tri-state (Hi-Z)
1	0	Х	Output	No	Output Low (Sink)
1	1	Х	Output	No	Output High (Source)


- x se nanaša na port (A, B, C, ...)
- n se nanaša na linijo v portu (0,1,...,7)
- Vpis logične "1" v register PINxn negira vrednost registra PORTxn, ne glede na vrednost DDRxn

## Microchip PIC







#### Arhitektura splošnega I/O priključka pri PIC




- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)
- TRISx registers (data direction)
- ANSELx registers (analog select)
- WPUx registers (weak pull-up)
- INLVLx (input level control)
- SLRCONx registers (slew rate control)
- ODCONx registers (open-drain control)

#### **TI MSP430**







#### Arhitektura splošnega I/O priključka pri MSP430




#### ARM STM32




I/O linije primeri 2021/2022




#### STM32G474QET




## Priklop LED





#### Arhitektura splošnega I/O priključka pri STM32



## GPIOx registri

#### 9.4 GPIO registers

Ime	Register	Funkcija
Mode R MODER	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16  MODE15[1:0] MODE14[1:0] MODE13[1:0] MODE12[1:0] MODE11[1:0] MODE10[1:0] MODE9[1:0] MODE9[1:0]  TW T	00: Input mode 01: General purpose output mode 10: Alternate function mode 11: Analog mode (reset state)
Output Type R OTYPER	15	0: Output push-pull (reset state) 1: Output open-drain
Output Speed R OSPEEDR	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16     OSPEED15   OSPEED14   OSPEED13   OSPEED12   OSPEED11   OSPEED10   OSPEED9   OSPEED8     [1:0]   [1:0]   [1:0]   [1:0]   [1:0]   [1:0]   [1:0]     Iw   Iw   Iw   Iw   Iw   Iw   Iw	00: Low speed 01: Medium speed 10: High speed 11: Very high speed
Pull-Up/Down R PUPDR	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16  PUPD15[1:0] PUPD14[1:0] PUPD13[1:0] PUPD12[1:0] PUPD11[1:0] PUPD10[1:0] PUPD9[1:0] PUPD8[1:0]  rw r	00: No pull-up, pull-down 01: Pull-up 10: Pull-down 11: Reserved
Input Data R IDR	15     14     13     12     11     10     9     8     7     6     5     4     3     2     1     0       ID15     ID14     ID13     ID12     ID11     ID10     ID9     ID8     ID7     ID6     ID5     ID4     ID3     ID2     ID1     ID0       r     r     r     r     r     r     r     r     r     r     r     r     r     r     r     r	Port x input data I/O pin
Output Data R ODR	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  OD15 OD14 OD13 OD12 OD11 OD10 OD9 OD8 OD7 OD6 OD5 OD4 OD3 OD2 OD1 OD0  rw r	Port output data I/O pin

## GPIOx registri

#### 9.4 GPIO registers

Ime	Register	Funkcija
Bit Set/Reset R BSRR	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16    BR15   BR14   BR13   BR12   BR11   BR10   BR9   BR8   BR7   BR6   BR5   BR4   BR3   BR2   BR1   BR0     W   W   W   W   W   W   W   W   W	O: No action on the corresponding ODx bit 1: Resets the corresponding ODx bit  O: No action on the corresponding ODx bit 1: Sets the corresponding ODx bit
Lock R LCKR	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16  Ros Res Res Res Res Res Res Res Res Res Re	WR LCKR[16] = '1' + LCKR[15:0] WR LCKR[16] = '0' + LCKR[15:0] WR LCKR[16] = '1' + LCKR[15:0] RD LCKR RD LCKR[16] = 0: Port configuration not locked 1: Port configuration locked
Alternate function R Low AFRL	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16  AFSEL7[3:0]	Seznam vseh Alternate functions: STM32G474 datasheet
Alternate function R High AFRH	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16  AFSEL15[3:0]	poglavje 4.11
Bit Reset R BRR	15     14     13     12     11     10     9     8     7     6     5     4     3     2     1     0       BR15     BR14     BR13     BR12     BR11     BR10     BR9     BR8     BR7     BR6     BR5     BR4     BR3     BR2     BR1     BR0       W     W     W     W     W     W     W     W     W     W     W     W     W	0: No action on the corresponding ODx bit 1: Reset the corresponding ODx bit


#### Alternate functions

#### 4.11 Alternate functions

#### Table 13. Alternate function

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	I2C4/ SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	12C1/3/ TIM1/2/3/4/5/8/ 20/15/ COMP1	QUADSPI1/ I2C3/4/SAI1/US B/HRTIM1/ TIM8/20/15/ COMP3	I2C1/2/3/ 4/TIM1/8/ 16/17	QUADSPI1 /SPI1/2/3/4/ I2S2/3/I2C4/ UART4/5/ TIM8/ Infrared	QUADSPI1/ SPI2/3/I2S2 /3/TIM1/5/8/ 20/Infrared	USART1/2/3 /FDCAN/CO MP7/5/6	I2C3/4/UAR T4/5/LPUA RT1/COMP 1/2/7/4/5/6/ 3	FDCAN/T IM1/8/15/ FDCAN1/ 2	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8/F DCAN1/3	FMC/LPUART1 /SAI1/HRTIM1/ TIM1	SAI1SAI1/HR TIM1/OPAMP 2	UART4/5/ SAI1/TIM 2/15/ UCPD1	EVENT
	PA0	-	TIM2_CH1	TIM5_CH1	-	-	-	-	USART2_ CTS	COMP1 _OUT	TIM8_ BKIN	TIM8_ETR	-	-	-	TIM2_ ETR	EVENT OUT
	PA1	RTC_ REFIN	TIM2_CH2	TIM5_CH2	-	-	-	-	USART2_ RTS_DE	-	TIM15_ CH1N	-	-	-	-	-	EVENT
	PA2	-	TIM2_CH3	TIM5_CH3	-	-	-	-	USART2_ TX	COMP2 _OUT	TIM15_ CH1	QUADSPI1_ BK1_NCS	-	LPUART1_TX	-	UCPD1_ FRSTX	EVENT OUT
	PA3	-	TIM2_CH4	TIM5_CH4	SAI1_CK1	-	-	-	USART2_ RX	-	TIM15_ CH2	QUADSPI1_ CLK	-	LPUART1_RX	SAI1_MCLK_ A	-	EVENT OUT
	PA4	-	-	TIM3_CH2	-	-	SPI1_NSS	SPI3_NSS/ I2S3_WS	USART2_ CK	-	-	-	-	•	SAI1_FS_B	-	EVENT
	PA5	-	TIM2_CH1	TIM2_ETR	-	-	SPI1_SCK	-	-	-	-	-	-	-	-	UCPD1_ FRSTX	EVENT OUT
	PA6	-	TIM16_CH1	TIM3_CH1	-	TIM8_ BKIN	SPI1_MISO	TIM1_BKIN	-	COMP1 _OUT	-	QUADSPI1_ BK1_IO3	-	LPUART1_ CTS	-	-	EVENT OUT
4	PA7	-	TIM17_CH1	TIM3_CH2	-	TIM8_ CH1N	SPI1_MOSI	TIM1_ CH1N	-	COMP2_ OUT	-	QUADSPI1_ BK1_IO2	-	-	-	UCPD1_ FRSTX	EVENT OUT
Port	PA8	мсо	-	12C3_SCL	-	I2C2_ SDA	I2S2_MCK	TIM1_CH1	USART1_ CK	COMP7 _OUT	-	TIM4_ETR	FDCAN3 _RX	SAI1_CK2	HRTIM1_ CHA1	SAI1_SC K_A	EVENT OUT
	PA9	-	-	I2C3_SMBA	-	I2C2_ SCL	12S3_MCK	TIM1_CH2	USART1_ TX	COMP5 _OUT	TIM15_ BKIN	TIM2_CH3	-	-	HRTIM1_ CHA2	SAI1_FS _A	EVENT OUT
	PA10	-	TIM17_BKIN	-	USB_ CRS_SYNC	I2C2_ SMBA	SPI2_MISO	TIM1_CH3	USART1_ RX	COMP6 _OUT	-	TIM2_CH4	TIM8_ BKIN	SAI1_D1	HRTIM1_ CHB1	SAI1_SD _A	EVENT OUT
	PA11	-	-	-	-	-	SPI2_MOSI/ I2S2_SD	TIM1_ CH1N	USART1_ CTS	COMP1 _OUT	FDCAN1 _RX	TIM4_CH1	TIM1_ CH4	TIM1_BKIN2	HRTIM1_ CHB2	-	EVENT OUT
	PA12	-	TIM16_CH1	-	-	-	I2SCKIN	TIM1_ CH2N	USART1_ RTS_DE	COMP2 _OUT	FDCAN1 _TX	TIM4_CH2	TIM1_ ETR	-	HRTIM1_ FLT1	-	EVENT
	PA13	SWDIO- JTMS	TIM16_CH1N	-	I2C4_SCL	I2C1_ SCL	IR_OUT	-	USART3_ CTS	-	-	TIM4_CH3	-	-	SAI1_SD_B	-	EVENT OUT
	PA14	SWCLK- JTCK	LPTIM1_OUT	-	I2C4_SMBA	I2C1_ SDA	TIM8_CH2	TIM1_ BKIN	USART2_ TX	-	-	-	-	-	SAI1_FS_B	-	EVENT OUT
	PA15	JTDI	TIM2_CH1	TIM8_CH1	-	12C1_ SCL	SPI1_NSS	SPI3_NSS/ I2S3_WS	USART2_ RX	UART4 _RTS_DE	TIM1_ BKIN	-	FDCAN3	-	HRTIM1_ FLT2	TIM2_ ETR	EVENT OUT

## I/O priključek kot izhod (MODE 01)



	_	_	_
Tab	_	5	c
Tab	ıe	J	O.

MODE(i) [1:0]	OTYPE(i)	OSPEED(i) [1:0]		PD(i) :0]	) I/O configuration		
	0		0	0	GP output	PP	
	0		0	1	GP output	PP + PU	
	0	SPEED [1:0]	1	0	GP output	PP + PD	
01	0		SPEED	1	1	Reserved	
01	1		0	0	GP output	OD	
	1		0	1	GP output	OD + PU	
	1		1	0	GP output	OD + PD	
	1		1	1	Reserved (GP ou	itput OD)	

GP = general-purpose, PP = push-pull, PU = pull-up, PD = pull-down, OD = open-drain, AF = alternate function.

## I/O priključek kot vhod (MODE 00)




Table 56.

MODE(i) [1:0]	OTYPE(i)	10000	EED(i) I:0]	100	PD(i) :0]	I/O configuration			
	Х	х	х	0	0	Input	Floating		
00	Х	х	Х	0	1	Input	PU		
00	Х	х	Х	1	0	Input	PD		
	Х	х	Х	1	1	Reserved (input	floating)		

GP = general-purpose, PP = push-pull, PU = pull-up, PD = pull-down, OD = open-drain, AF = alternate function.

## Alternativne funkcije (MODE 10)




Table 56.

MODE(i) [1:0]	OTYPE(i)	OSPEED(i) [1:0]		PD(i) :0]	I/O configuration		
	0		0	0	AF	PP	
	0		0	1	AF	PP + PU	
	0	SPEED [1:0]	1	0	AF	PP + PD	
10	0		1	1	Reserved		
10	1		0	0	AF	OD	
	1		0	1	AF	OD + PU	
	1		1	0	AF	OD + PD	
	1		1	1	Reserved		

GP = general-purpose, PP = push-pull, PU = pull-up, PD = pull-down, OD = open-drain, AF = alternate function.

### Analogne funkcije (MODE 11)




Table 56.

PUPD(i) MODE(i) OSPEED(i) OTYPE(i) I/O configuration [1:0] [1:0] [1:0] 0 0 Input/output Analog Х Χ Χ 0 Reserved 1 Х Χ Χ 11 Analog, PD Input/output 0 Χ Χ Х Reserved 1 Χ Χ Χ


#### 3.3 V in 5V tolerantni vhodi


3.3V tolerantni vhod

Figure 25.

5V toleratni vhod


Figure 26.





## Napajanje

Figure 16. Power supply scheme



# Tipi I/O linij

#### 4.10 Pin definition

Table 11. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition
Pin name	1	specified in brackets below the pin name, the pin function during and after as the actual pin name
	S	Supply pin
Pin type	I	Input only pin
	I/O	Input / output pin
	FT	5 V tolerant I/O
	TT	3.6 V tolerant I/O
	В	Dedicated BOOT0 pin
	NRST	Bidirectional reset pin with embedded weak pull-up resistor
I/O structure		Option for TT or FT I/Os
i/O structure	_a <sup>(1)</sup>	I/O, with Analog switch function supplied by V <sub>DDA</sub>
	_c	I/O, USB Type-C PD capable
	_d	I/O, USB Type-C PD Dead Battery function
	_f <sup>(2)</sup>	I/O, Fm+ capable
	_u <sup>(3)</sup>	I/O, with USB function

### Maksimalne napetosti

#### Table 14. Voltage characteristics<sup>(1)</sup>

Symbol	Ratings	Min	Max	Unit	
V <sub>DD</sub> - V <sub>SS</sub>	External main supply voltage (including $\lor_{DD}$ , $\lor_{DDA}$ , $\lor_{BAT}$ and $\lor_{REF+}$ )	-0.3	4.0		
	Input voltage on FT_xxx pins except FT_c pins	V <sub>SS</sub> -0.3	min (V <sub>DD</sub> , V <sub>DDA</sub> ) + 4.0 <sup>(3)(4)</sup>	V	
V <sub>IN</sub> (2)	Input voltage on FT_c pins	V <sub>SS</sub> -0.3	0.3 5.5		
	Input voltage on TT_xx pins	V <sub>SS</sub> -0.3	4.0		
	Input voltage on any other pins	V <sub>SS</sub> -0.3	4.0		
$ \Delta V_{DDx} $	$\forall \text{ariations between different } \forall_{\text{DDX}} \text{ power pins of the same domain}$	-	50	m∨	
$ V_{SSx}-V_{SS} $	Variations between all the different ground pins <sup>(5)</sup>	-	50		
V <sub>REF+</sub> -V <sub>DDA</sub>	Allowed voltage difference for $\lor_{REF+} > \lor_{DDA}$	-	0.4	V	

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>BAT</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.
- V<sub>IN</sub> maximum must always be respected. Refer to Table 15: Current characteristics for the maximum allowed injected current values.
- This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.
- 4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
- Include VREF- pin.

#### Maksimalni tokovi

Table 15. Current characteristics

Symbol	Ratings	Max	Unit
∑IV <sub>DD</sub>	Total current into sum of all ∨ <sub>DD</sub> power lines (source) <sup>(1)</sup>	150	
∑IV <sub>SS</sub>	Total current out of sum of all V <sub>SS</sub> ground lines (sink) <sup>(1)</sup>	150	
IV <sub>DD(PIN)</sub>	Maximum current into each ∨ <sub>DD</sub> power pin (source) <sup>(1)</sup>	100	
IV <sub>SS(PIN)</sub>	Maximum current out of each V <sub>SS</sub> ground pin (sink) <sup>(1)</sup>	100	
	Output current sunk by any I/O and control pin except FT_f	20	
I <sub>IO(PIN)</sub>	Output current sunk by any FT_f pin	20	mA
	Output current sourced by any I/O and control pin	20	
71	Total output current sunk by sum of all I/Os and control pins <sup>(2)</sup>	100	
ΣI <sub>IO(PIN)</sub>	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	100	
I <sub>INJ(PIN)</sub> (3)	Injected current on FT_xxx, TT_xx, NRST pins	-5/0 <sup>(4)</sup>	1
Σ I <sub>INJ(PIN)</sub>	Total injected current (sum of all I/Os and control pins) <sup>(5)</sup>	±25	

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>BAT</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supplies, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- 3. Positive injection (when V<sub>IN</sub> > V<sub>DD</sub>) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A negative injection is induced by VIN < VSS. IINJ(PIN) must never be exceeded. Refer also to Table 14: Voltage characteristics for the minimum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ∑|I<sub>INJ(PIN)</sub>| is the absolute sum of the negative injected currents (instantaneous values).

## Nominalni delovni pogoji

Table 17. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency	-	0	170	
f <sub>PCLK1</sub>	Internal APB1 clock frequency	-	0	170	MHz
f <sub>PCLK2</sub>	Internal APB2 clock frequency	-	0	170	
V <sub>DD</sub>	Standard operating voltage	-	1.71 <sup>(1)</sup>	3.6	٧
		ADC	1.62		V
$V_{DDA}$	Analog supply voltage	DAC 1 MSPS or DAC 15 MSPS or OPAMP	1.8	3.6	
		COMP used	1.8	3.6	
		VREFBUF used	2.4		
		ADC, DAC, OPAMP, COMP, VREFBUF not used	0	3.6	
$\vee_{BAT}$	Backup operating voltage	-	1.55	3.6	V
V <sub>IN</sub>		TT_xx	-0.3	∨ <sub>DD</sub> +0.3	V
		FT_c	-0.3	5	
	I/O input voltage	All I/O except TT_xx and FT_c	-0.3	MIN(MIN(V <sub>DD</sub> , V <sub>DDA</sub> )+3.6 V, 5.5 V) <sup>(2)(3)</sup>	

# Napetostni nivoji I/O linij

Table 54. I/O static characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>IL</sub> <sup>(1)(2)</sup> lo	I/O input low level voltage	All except FT_c	1.62 V <v<sub>DD&lt;3.6 V</v<sub>	-	-	0.3xV <sub>DD</sub> 0.39xV <sub>DD</sub> -0.06 <sup>(3)</sup>	
		FT_c	1.62 V <v<sub>DD&lt;3.6 V</v<sub>	-	-	0.3x∨ <sub>DD</sub> 0.25x∨ <sub>DD</sub>	V
	I/O input		1.62 V <v<sub>DD&lt;3.6 V</v<sub>	0.7x∨ <sub>DD</sub>	-	-	V
V <sub>IH</sub> <sup>(1)(2)</sup>	high level			0.49xV <sub>DD</sub> +0.26 <sup>(3)</sup>	-	-	
voltage	voltage	FT_c	1.62 V <v<sub>DD&lt;3.6 V</v<sub>	0.7x∨ <sub>DD</sub>	-	-	
V <sub>HYS</sub> <sup>(3)</sup>	Input hysteresis	TT_xx, FT_xxx, NRST	1.62 V <v<sub>DD&lt;3.6 V</v<sub>	-	200	-	m∨
R <sub>PU</sub>	Weak pull- up equivalent resistor <sup>(5)</sup>	V <sub>IN</sub> = V <sub>SS</sub>		25	40	55	kΩ
R <sub>PD</sub>	Weak pull- down equivalent resistor <sup>(5)</sup>		$V_{IN} = V_{DD}$	25	40	55	KZZ
C <sub>IO</sub>	I/O pin capacitance	I/O pin capacitance	-	-	5	-	pF

## Tokovna zmogljivost I/O linij


Table 55. Output voltage characteristics(1)(2)


Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> (3)	Output low level voltage for an I/O pin	CMOS port	-	0.4	
V <sub>ОН</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	I <sub>IO</sub>   = 2 mA for FT_c  I/Os = 8 mA for other I/Os V <sub>DD</sub> ≥ 2.7 V	V <sub>DD</sub> -0.4	-	
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	TTL port	-	0.4	
V <sub>ОН</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	I <sub>IO</sub>   = 2 mA for FT_c   I/Os = 8 mA for other I/Os   V <sub>DD</sub> ≥ 2.7 V	2.4	-	
V <sub>OL</sub> (3)	Output low level voltage for an I/O pin	All I/Os except FT_c	-	1.3	$ $
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	I <sub>IO</sub>   = 20 mA V <sub>DD</sub> ≥ 2.7 V	V <sub>DD</sub> -1.3	-	V
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 1 mA for FT_c	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	I/Os = 4 mA for other I/Os V <sub>DD</sub> ≥ 1.62 V	V <sub>DD</sub> -0.45	-	
Volem+	Output low level voltage for an FT I/O pin in FM+ mode (FT I/O with "f" option)	I <sub>IO</sub>   = 20 mA V <sub>DD</sub> ≥ 2.7 V	-	0.4	
		I <sub>IO</sub>   = 10 mA V <sub>DD</sub> ≥ 1.62 V	-	0.4	


The I<sub>IO</sub> current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 14:* Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI<sub>IO</sub>.

- 2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
- 3. Guaranteed by design.


## Zmogljivost tokovnega ponora pri -8 mA









#### Zmogljivost tokovnega izvora pri 8 mA













### Zmogljivost tokovnega ponora pri -20 mA



#### Zmogljivost tokovnega izvora pri 20 mA








## Hitrosti preklopov (OPEEDR)


Vdd = 2,7 - 3.6 V			
OSPEEDR	Dvnižni čas	Maks.frekvenca	
00	17 ns	10 MHz	
01	4,5 ns	50 MHz	
10	2,5 ns	100 MHz	
11	1,7 ns	180 MHz	

Vdd = 1,6 - 2.7 V			
OSPEEDR	Dvnižni čas	Maks.frekvenca	
00	37 ns	1,5 MHz	
01	9 ns	15 MHz	
10	5 ns	37,5 MHz	
11	3.3 ns	75 MHz	


I/O linije primeri

Figure 14. Pin loading conditions





## Izmerjen signal pri različnih OSPEEDR



#### Za konec

#### **Datasheet**

 Električni in logični podatki za specifični mikrokrmilnik




#### STM32G474xB STM32G474xC STM32G474xE

Arm<sup>®</sup> Cortex<sup>®</sup>-M4 32-bit MCU+FPU, 170 MHz / 213 DMIPS, 128 KB SRAM, rich analog, math acc, 184 ps 12 chan Hi-res timer

Datasheet - production data

#### **Features**

- Core: Arm<sup>®</sup> 32-bit Cortex<sup>®</sup>-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from Flash memory, frequency up to 170 MHz with 213 DMIPS, MPU, DSP instructions
- · Operating conditions:
  - V<sub>DD</sub>, V<sub>DDA</sub> voltage range: 1.71 V to 3.6 V
- Mathematical hardware accelerators



#### Reference manual

- Skupni podatki družine mikrokrmilnikov
  - Jedro, pomnilniki
  - Periferija in registri



#### RM0440 Reference manual

STM32G4 Series advanced Arm<sup>®</sup>-based 32-bit MCUs

#### Introduction

This reference manual targets application developers. It provides complete information on how to use the STM32G4 Series microcontroller memory and peripherals.

The STM32G4 Series is a family of microcontrollers with different memory sizes, packages and peripherals.

For ordering information, mechanical and electrical device characteristics refer to the corresponding datasheets.

For information on the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 core, refer to the Cortex<sup>®</sup>-M4 *Technical Reference Manual* 

The STM32G4 Series microcontrollers include ST state-of-the-art patented technology.