00 Label: Step:

```
┌─────────────────────────────────────────────────────────────────┐
│                    Validazione Motori ICLA                        │
└─────────────────────────────────────────────────────────────────┘
```

I_i_init > 16 * (N_assi - 1)	**I_i_init = 0**
────]>[────	────(T)────
%M1532.W > 0x10 * (%V7002.B - 0x1)	%M1532.W = 0x0

01 Label: **LOOP1**   Step:

```
┌─────────────────────────────────────────────────────────────────┐
│                    Validazione Motori ICLA                        │
└─────────────────────────────────────────────────────────────────┘
```

I_i_init <= 16 * (N_assi - 1)   **I_initmot = I_i_init / 16**   **(1)**   **(2)**

————]>[———————————————————— T ——————————————————————]>[——————————( )——————

%M1532.W <= 0x10 * (%V7002.B - 0x1)   %M1534.W = %M1532.W / 0x10

I_i_init += 16

————(T)————

%M1532.W += 0x10

goto(LOOP1)

————(T)————

(1)   %V1301.B[%M1534.W] == 0x1   :   Tab_ab1[I_initmot] == 1
(2)   %V7010.7[%M1532.W]   :   Valid_1[I_i_init]

02 Label: **BIT_MOVE** Step:

```
┌─────────────────────────────────────────────────────────────────┐
│                    Gst. bit movimento ICLA                        │
└─────────────────────────────────────────────────────────────────┘
```

I_s_bitmove > 16 * (N_assi - 1)   **I_s_bitmove = 0**

————]>[——(T)————

%M7130.W > 0x10 * (%V7002.B - 0x1)   %M7130.W = 0x0

Bitmove_all

————(R)————

%V7a00.0

03 Label: **LOOP_MOV** Step:

I_s_bitmove <= 16 * (N_assi - 1)   **Mov_1[I_s_bitmove]**   **Bitmove_all**

————]>[————————————————————————————————] [————————————(S)————

%M7130.W <= 0x10 * (%V7002.B - 0x1)   %V7011.1[%M7130.W]   %V7a00.0

(1)

————(T)————

goto(LOOP_MOV)

————(T)————

(1)   %M7130.W += 0x10   :   I_s_bitmove += 16

Author:		**NUM TOOLS**	
Company:			
Project: **1040_78.mch**	**TITRE**	Date	**28-02-2018**
Module: **BIT_ICLA.XLA**	**%SP212 (00)**	Page	**1**
Copyright by...			

04 Label: **BIT_ALL** Step:

Gst. bit Allarmi

I_s_bitall > 16 * (N_assi - 1)   **I_s_bitall = 0**
──────]>[──(T)──
%M7140.W > 0x10 * (%V7002.B - 0x1)   %M7140.W = 0x0

                                                                                                                       Bit_all
                                                                                                                   ────(R)────
                                                                                                                       %V7a00.2

---

05 Label: **LOOP_ALL** Step:

Verifica presenza Errori e Bit 7 %V7xx1.b da assi ICLA

I_s_bitall <= 16 * (N_assi - 1)   **Errore_1[I_s_bitall]**   **Bit_all**
──────]>[──────────────────────────────] [──(S)──
%M7140.W <= 0x10 * (%V7002.B - 0x1) %V7011.7[%M7140.W]   %V7a00.2

                          Errcod_1[I_s_bitall] != 0   **I_biterr = I_s_bitall / 16 * 2**   **(1)**
                                      ──]>[──────────────────────────────────T────────────────────────────────(T)──
                          %V701e.W[%M7140.W] != 0x0   %M151a.W = %M7140.W / 0x10 * 0x2

                                       Fault_1[I_s_bitall] **I_maskerr = I_s_bitall / 16**   **(2)**
                                      ──] [────────────────────────T────────────────────────────────(T)──
                           %V701d.3[%M7140.W]   %M153c.W = %M7140.W / 0x10

(1) %V1202.W[%M151a.W] = %V701e.W[%M7140.W]   :   Tab_err1[I_biterr] = Errcod_1[I_s_bitall]
(2) %V1401.B[%M153c.W] = 0x1   :   Mask_err1[I_maskerr] = 1

Author:		**NUM TOOLS**	
Company:			
Project: **1040_78.mch**	**TITRE**	Date	**28-02-2018**
Module: **BIT_ICLA.XLA**	**%SP212 (04)**	Page	**2**
Copyright by...			

06 Label: Step:

```
                    (1)          Errcod_1[I_s_bitall] == 0        I_biterr = I_s_bitall / 16 * 2          (2)
        ├──────────────]>[───────────────]>[──────────────────────────────T─────────────────────────(T)────────
                                %V701e.W[%M7140.W] == 0x0         %M151a.W = %M7140.W / 0x10 * 0x2

                                                          I_maskerr = I_s_bitall / 16              (3)
                                                   ───────────────T─────────────────────────────(T)────────
                                                        %M153c.W = %M7140.W / 0x10

                                                                                                  (4)
                                                                                        ────────(T)────────

                                                                                        goto(LOOP_ALL)
                                                                                        ────────(T)────────
```

(1) %M7140.W <= 0x10 * (%V7002.B - 0x1) :   I_s_bitall <= 16 * (N_assi - 1)
(2) %V1202.W[%M151a.W] = 0x0   :   Tab_err1[I_biterr] = 0
(3) %V1401.B[%M153c.W] = 0x0   :   Mask_err1[I_maskerr] = 0
(4) %M7140.W += 0x10   :   I_s_bitall += 16

07 Label: Step:

```
        Raz_pv == 5                                                     I_s_bitmove = 0
        ──────]>[──────                                             ──────────(T)──────────
        %M58.W == 0x5                                                   %M7130.W = 0x0

                                                                        Bitmove_all
                                                                    ──────────(R)──────────
                                                                        %V7a00.0

                                                                        Bit_all
                                                                    ──────────(R)──────────
                                                                        %V7a00.2
```

Author:		**NUM TOOLS**	
Company:			
Project: **1040_78.mch**	**TITRE**	Date	**28-02-2018**
Module: **BIT_ICLA.XLA**	**%SP212 (06)**	Page	**3**
Copyright by...			