

nRF52840

Revision 2

Errata

v1.7

Contents

1	nRF52840 Revision 2 Errata	4
2	Revision history	5
3	New and inherited anomalies	8
3.1	[20] RTC: Register values are invalid.	10
3.2	[36] CLOCK: Some registers are not reset when expected.	10
3.3	[55] I2S: RXPTRUPD and TXPTRUPD events asserted after STOP.	11
3.4	[66] TEMP: Linearity specification not met with default settings.	11
3.5	[78] TIMER: High current consumption when using timer STOP task only.	12
3.6	[81] GPIO: PIN_CNF is not retained when in debug interface mode.	13
3.7	[87] CPU: Unexpected wake from System ON Idle when using FPU.	13
3.8	[122] QSPI: QSPI uses current after being disabled.	14
3.9	[136] System: Bits in RESETREAS are set when they should not be.	14
3.10	[153] RADIO: RSSI parameter adjustment.	15
3.11	[155] GPIOTE: IN event may occur more than once on input edge.	16
3.12	[166] USB: ISO double buffering not functional.	16
3.13	[170] I2S: NRF_I2S->PSEL CONNECT fields are not readable.	17
3.14	[171] USB: USB might not power up.	17
3.15	[172] RADIO: Bluetooth Long Range co-channel performance.	18
3.16	[173] GPIO: Writes to LATCH register take several CPU cycles to take effect.	19
3.17	[174] SPIM: SPIM3 events incorrectly connected to the PPI.	20
3.18	[176] System: Flash erase through CTRL-AP fails due to watchdog time-out.	20
3.19	[179] RTC: COMPARE event is generated twice from a single RTC compare match.	21
3.20	[183] PWM: False SEQEND[0] and SEQEND[1] events.	21
3.21	[184] NVMC: Erase or write operations from the external debugger fail when CPU is not halted.	22
3.22	[187] USB: USB cannot be enabled.	22
3.23	[190] NFCT: Event FIELDDETECTED may be generated too early.	23
3.24	[191] RADIO: High packet error rate in BLE Long Range mode.	24
3.25	[193] SPIM: SPIM3 does not generate EVENTS_END and halts if suspended during last byte.	24
3.26	[194] I2S: STOP task does not switch off all resources.	25
3.27	[195] SPIM: SPIM3 continues to draw current after disable.	25
3.28	[196] I2S: PSEL acquires GPIOs regardless of ENABLE.	26
3.29	[198] SPIM: SPIM3 transmit data might be corrupted.	26
3.30	[199] USB: USB cannot receive tasks during DMA.	27
3.31	[204] RADIO: Switching between TX and RX causes unwanted emissions.	27
3.32	[208] QSPI: PPI Deactivate task does not switch off all resources.	28
3.33	[209] CLOCK: LFRC ULP mode calibration not functional.	28
3.34	[210] GPIO: Bits in GPIO LATCH register are incorrectly set to 1.	29
3.35	[212] SAADC: Events are not generated when switching from scan mode to no-scan mode with burst enabled.	29
3.36	[213] WDT: WDT configuration is cleared when entering system OFF.	30
3.37	[214] SPIS: Incorrect data transferred.	31
3.38	[215] QSPI: Reading QSPI registers after XIP might halt CPU.	31
3.39	[216] QSPI: Race condition occurs in XIP.	32
3.40	[218] NFCT: Frame delay timing is too short after SLP_REQ.	32
3.41	[219] TWIM: I2C timing spec is violated at 400 kHz.	33
3.42	[228] RADIO: No interrupt is generated for SYNC event.	33
3.43	[233] NVMC: NVMC READYNEXT not generated.	33

3.44 [236] RADIO: Conversion formulas for RADIO energy related values incorrect in PS.	34
3.45 [237] SAADC: TASKS_CALIBRATEOFFSET shall only be used before TASKS_START or after EVENTS_END.	34
3.46 [241] SAADC: Static 400 μ A current after SAADC is disabled.	35
3.47 [242] NVMC: NVMC operations during POFWARN cause the CPU to hang.	36
3.48 [243] RADIO: T_IFS is inaccurate with Bluetooth Long Range.	36
3.49 [244] QSPI: External flash and QSPI returns erroneous data when the SoftDevice is running.	37
3.50 [245] RADIO: CRC is wrong when data whitening is enabled and address field is included in CRC calculation.	37
3.51 [246] System: Intermittent extra current consumption when going to sleep.	38
3.52 [248] RADIO: Reading DTX in MODECNF0 gives incorrect value.	38
3.53 [252] SAADC: Unexpected behavior when TASKS_CALIBRATEOFFSET is used during sampling.	39
3.54 [266] SAADC: Gain error exceeds specified value when using VDD as reference.	39
3.55 [270] SPIS: Incorrect SPIS timing values.	39

1 nRF52840 Revision 2 Errata

This Errata document contains anomalies and configurations for the nRF52840 IC, Revision 2 (CKAA-Dx0, QIAA-Dx0).

The document indicates which anomalies are fixed, inherited, or new compared to [Engineering D](#).

2 Revision history

See the following list for an overview of changes from previous versions of this document.

Version	Date	Change
nRF52840 Revision 2 v1.7	04.03.2024	<ul style="list-style-type: none">Added: No. 266. "Gain error exceeds specified value when using VDD as reference"Added: No. 270. "Incorrect SPIS timing values"
nRF52840 Revision 2 v1.6	05.06.2023	<ul style="list-style-type: none">Added: No. 241. "Static 400 μA current after SAADC is disabled"Updated: No. 215. "Reading QSPI registers after XIP might halt CPU"Updated: No. 246. "Intermittent extra current consumption when going to sleep"
nRF52840 Revision 2 v1.5	09.02.2022	<ul style="list-style-type: none">Updated: No. 172. "Bluetooth Long Range co-channel performance "Added: No. 243. "T_IFS is inaccurate with Bluetooth Long Range"Added: No. 252. "Unexpected behavior when TASKS_CALIBRATEOFFSET is used during sampling"
nRF52840 Revision 2 v1.4	09.11.2020	<ul style="list-style-type: none">Added: No. 242. "NVMC operations during POFWARN cause the CPU to hang"Added: No. 244. "External flash and QSPI returns erroneous data when the SoftDevice is running"Added: No. 245. "CRC is wrong when data whitening is enabled and address field is included in CRC calculation"Added: No. 246. "Intermittent extra current consumption when going to sleep"Added: No. 248. "Reading DTX in MODECNF0 gives incorrect value"
nRF52840 Revision 2 v1.3	10.07.2020	<ul style="list-style-type: none">Updated: No. 171. "USB might not power up"Updated: No. 198. "SPIM3 transmit data might be corrupted"Added: No. 233. "NVMC READYNEXT not generated"Added: No. 236. "Conversion formulas for RADIO energy related values incorrect in PS "Added: No. 237. "TASKS_CALIBRATEOFFSET shall only be used before TASKS_START or after EVENTS_END"
nRF52840 Revision 2 v1.2	03.12.2019	<ul style="list-style-type: none">Updated: No. 196. "PSEL acquires GPIOs regardless of ENABLE"Added: No. 212. "Events are not generated when switching from scan mode to no-scan mode with burst enabled"Added: No. 216. "Race condition occurs in XIP"Added: No. 218. "Frame delay timing is too short after SLP_REQ"Added: No. 228. "No interrupt is generated for SYNC event"

Version	Date	Change
nRF52840 Revision 2 v1.1	12.09.2019	<ul style="list-style-type: none">• Added: No. 213. "WDT configuration is cleared when entering system OFF"• Added: No. 214. "Incorrect data transferred"• Added: No. 215. "Reading QSPI registers after XIP might halt CPU"• Added: No. 219. "I2C timing spec is violated at 400 kHz"

Version	Date	Change
nRF52840 Revision 2 v1.0	31.01.2019	<ul style="list-style-type: none"> • Added: No. 20. "Register values are invalid" • Added: No. 36. "Some registers are not reset when expected" • Added: No. 55. "RXPTRUPD and TXPTRUPD events asserted after STOP" • Added: No. 66. "Linearity specification not met with default settings" • Added: No. 78. "High current consumption when using timer STOP task only" • Added: No. 81. "PIN_CNF is not retained when in debug interface mode" • Added: No. 87. "Unexpected wake from System ON Idle when using FPU" • Added: No. 122. "QSPI uses current after being disabled" • Added: No. 136. "Bits in RESETREAS are set when they should not be" • Added: No. 153. "RSSI parameter adjustment" • Added: No. 155. "IN event may occur more than once on input edge" • Added: No. 166. "ISO double buffering not functional" • Added: No. 170. "NRF_I2S->PSEL CONNECT fields are not readable" • Added: No. 171. "USB might not power up" • Added: No. 172. "BLE long range co-channel performance " • Added: No. 173. "Writes to LATCH register take several CPU cycles to take effect" • Added: No. 174. "SPIM3 events incorrectly connected to the PPI" • Added: No. 176. "Flash erase through CTRL-AP fails due to watchdog time-out" • Added: No. 179. "COMPARE event is generated twice from a single RTC compare match" • Added: No. 183. "False SEQEND[0] and SEQEND[1] events" • Added: No. 184. "Erase or write operations from the external debugger fail when CPU is not halted" • Added: No. 187. "USB cannot be enabled" • Added: No. 190. "Event FIELDDETECTED may be generated too early" • Added: No. 191. "High packet error rate in BLE Long Range mode" • Added: No. 193. "SPIM3 does not generate EVENTS_END and halts if suspended during last byte" • Added: No. 194. "STOP task does not switch off all resources" • Added: No. 195. "SPIM3 continues to draw current after disable" • Added: No. 196. "PSEL acquires GPIOs regardless of ENABLE" • Added: No. 198. "SPIM3 transmit data might be corrupted" • Added: No. 199. "USB cannot receive tasks during DMA" • Added: No. 204. "Switching between TX and RX causes unwanted emissions" • Added: No. 208. "PPI Deactivate task does not switch off all resources" • Added: No. 209. "LFRC ULP mode calibration not functional" • Added: No. 210. "Bits in GPIO LATCH register are incorrectly set to 1"

3 New and inherited anomalies

The following anomalies are present in Revision 2 of the nRF52840 IC.

ID	Module	Description	Inherited from Engineering D
20	RTC	Register values are invalid	X
36	CLOCK	Some registers are not reset when expected	X
55	I2S	RXPTRUPD and TXPTRUPD events asserted after STOP	X
66	TEMP	Linearity specification not met with default settings	X
78	TIMER	High current consumption when using timer STOP task only	X
81	GPIO	PIN_CNF is not retained when in debug interface mode	X
87	CPU	Unexpected wake from System ON Idle when using FPU	X
122	QSPI	QSPI uses current after being disabled	X
136	System	Bits in RESETREAS are set when they should not be	X
153	RADIO	RSSI parameter adjustment	X
155	GPIONTE	IN event may occur more than once on input edge	X
166	USBD	ISO double buffering not functional	X
170	I2S	NRF_I2S->PSEL CONNECT fields are not readable	X
171	USBD	USB might not power up	X
172	RADIO	Bluetooth Long Range co-channel performance	X
173	GPIO	Writes to LATCH register take several CPU cycles to take effect	X
174	SPIM	SPIM3 events incorrectly connected to the PPI	X
176	System	Flash erase through CTRL-AP fails due to watchdog time-out	X
179	RTC	COMPARE event is generated twice from a single RTC compare match	X
183	PWM	False SEQEND[0] and SEQEND[1] events	X
184	NVMC	Erase or write operations from the external debugger fail when CPU is not halted	X
187	USBD	USB cannot be enabled	X
190	NFCT	Event FIELDDETECTED may be generated too early	X
191	RADIO	High packet error rate in BLE Long Range mode	X
193	SPIM	SPIM3 does not generate EVENTS_END and halts if suspended during last byte	X

ID	Module	Description	Inherited from Engineering D
194	I2S	STOP task does not switch off all resources	X
195	SPIM	SPIM3 continues to draw current after disable	X
196	I2S	PSEL acquires GPIOs regardless of ENABLE	X
198	SPIM	SPIM3 transmit data might be corrupted	X
199	USBD	USBD cannot receive tasks during DMA	X
204	RADIO	Switching between TX and RX causes unwanted emissions	X
208	QSPI	PPI Deactivate task does not switch off all resources	X
209	CLOCK	LFRC ULP mode calibration not functional	X
210	GPIO	Bits in GPIO LATCH register are incorrectly set to 1	X
212	SAADC	Events are not generated when switching from scan mode to no-scan mode with burst enabled	X
213	WDT	WDT configuration is cleared when entering system OFF	X
214	SPIS	Incorrect data transferred	X
215	QSPI	Reading QSPI registers after XIP might halt CPU	X
216	QSPI	Race condition occurs in XIP	X
218	NFCT	Frame delay timing is too short after SLP_REQ	X
219	TWIM	I2C timing spec is violated at 400 kHz	X
228	RADIO	No interrupt is generated for SYNC event	X
233	NVMC	NVMC READYNEXT not generated	X
236	RADIO	Conversion formulas for RADIO energy related values incorrect in PS	X
237	SAADC	TASKS_CALIBRATEOFFSET shall only be used before TASKS_START or after EVENTS_END	X
241	SAADC	Static 400 μ A current after SAADC is disabled	X
242	NVMC	NVMC operations during POFWARN cause the CPU to hang	X
243	RADIO	T_IFS is inaccurate with Bluetooth Long Range	X
244	QSPI	External flash and QSPI returns erroneous data when the SoftDevice is running	X
245	RADIO	CRC is wrong when data whitening is enabled and address field is included in CRC calculation	X
246	System	Intermittent extra current consumption when going to sleep	X
248	RADIO	Reading DTX in MODECNF0 gives incorrect value	X
252	SAADC	Unexpected behavior when TASKS_CALIBRATEOFFSET is used during sampling	X

ID	Module	Description	Inherited from Engineering D
266	SAADC	Gain error exceeds specified value when using VDD as reference	X
270	SPIS	Incorrect SPIS timing values	X

Table 1: New and inherited anomalies

3.1 [20] RTC: Register values are invalid

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

RTC registers will not contain the correct/expected value if read.

Conditions

The RTC has been idle.

Consequences

RTC configuration cannot be determined by reading RTC registers.

Workaround

Execute the below code before you use RTC.

```
NRF_CLOCK->EVENTS_LFCLKSTARTED = 0;
NRF_CLOCK->TASKS_LFCLKSTART     = 1;
while (NRF_CLOCK->EVENTS_LFCLKSTARTED == 0) {}
NRF_RTC0->TASKS_STOP = 0;
```

3.2 [36] CLOCK: Some registers are not reset when expected

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

After watchdog timeout reset, CPU lockup reset, soft reset, or pin reset, the following CLOCK peripheral registers are not reset:

- CLOCK->EVENTS_DONE
- CLOCK->EVENTS_CTTO
- CLOCK->CTIV

Conditions

After watchdog timeout reset, CPU Lockup reset, soft reset, and pin reset.

Consequences

Register reset values might be incorrect. It may cause undesired interrupts in case of enabling interrupts without clearing the DONE or CTTO events.

Workaround

Clear affected registers after reset. This workaround has already been added into `system_nrf52.c` file. This workaround has already been added into `system_nrf52840.c` file present in MDK 8.11.0 or later.

3.3 [55] I2S: RXPTRUPD and TXPTRUPD events asserted after STOP

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

The RXPTRUPD event is generated when the STOP task is triggered, even though reception (RX) is disabled. Similarly, the TXPTRUPD event is generated when the STOP task is triggered, even though transmission (TX) is disabled.

Conditions

A previous transfer has been performed with RX/TX enabled, respectively.

Consequences

The indication that RXTXD.MAXCNT words were received/transmitted is false.

Workaround

Ignore the RXPTRUPD and TXPTRUPD events after triggering the STOP task. Clear these events before starting the next transfer.

3.4 [66] TEMP: Linearity specification not met with default settings

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

TEMP module provides non-linear temperature readings over the specified temperature range.

Conditions

Always.

Consequences

TEMP module returns out of spec temperature readings.

Workaround

Execute the following code after reset:

```
NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
```

This code is already present in the latest `system_nrf52.c` file and in the `system_nrf52840.c` file released in MDK 8.12.0.

3.5 [78] TIMER: High current consumption when using timer STOP task only

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Increased current consumption when the timer has been running and the STOP task is used to stop it.

Conditions

The timer has been running (after triggering a START task) and then it is stopped using a STOP task only.

Consequences

Increased current consumption.

Workaround

Use the SHUTDOWN task after the STOP task or instead of the STOP task.

3.6 [81] GPIO: PIN_CNF is not retained when in debug interface mode

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

GPIO pin configuration is reset on wakeup from System OFF.

Conditions

The system is in debug interface mode.

Consequences

GPIO state unreliable until PIN_CNF is reconfigured.

3.7 [87] CPU: Unexpected wake from System ON Idle when using FPU

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

The CPU is unexpectedly awoken from System ON Idle.

Conditions

The FPU has been used.

Consequences

The CPU is awoken from System ON Idle.

Workaround

The FPU can generate pending interrupts just like other peripherals, but unlike other peripherals there are no INTENSET, INTENCLR registers for enabling or disabling interrupts at the peripheral level. In order to prevent unexpected wake-up from System ON Idle, add this code before entering sleep:

```
#if (__FPU_USED == 1)
    _set_FPSCR(_get_FPSCR() & ~(0x0000009F));
    (void) __get_FPSCR();
    NVIC_ClearPendingIRQ(FPU_IRQn);
#endif
__WFE();
```

3.8 [122] QSPI: QSPI uses current after being disabled

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Current consumption is too high.

Conditions

After QSPI has been activated by the use of TASKS_ACTIVATE task.

Consequences

Current consumption is too high.

Workaround

Execute the following code before disabling QSPI:

```
*(volatile uint32_t *)0x40029010ul = 1ul;
*(volatile uint32_t *)0x40029054ul = 1ul;
```

3.9 [136] System: Bits in RESETREAS are set when they should not be

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

After pin reset, RESETREAS bits other than RESETPIN might also be set.

Conditions

A pin reset has triggered.

Consequences

If the firmware evaluates RESETREAS, it might take the wrong action.

Workaround

When RESETREAS shows a pin reset (RESETPIN), ignore other reset reason bits.

Important: RESETREAS bits must be cleared between resets.

Apply the following code after any reset:

```
if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk) {
    NRF_POWER->RESETREAS = ~POWER_RESETREAS_RESETPIN_Msk;
}
```

This workaround is implemented in MDK version 8.13.0 and later.

3.10 [153] RADIO: RSSI parameter adjustment

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

RSSI changes over temperature.

Conditions

Temperature $\leq +10^{\circ}\text{C}$ or $> +30^{\circ}\text{C}$.

Consequences

RSSI parameter not within specified accuracy.

Workaround

Add the following compensation to the RSSI sample value based on temperature measurement (the on-chip TEMP peripheral can be used to measure temperature):

- For $\text{TEMP} \leq -30^{\circ}\text{C}$, $\text{RSSISAMPLE} = \text{RSSISAMPLE} + 3$
- For $\text{TEMP} > -30^{\circ}\text{C}$ and $\text{TEMP} \leq -10^{\circ}\text{C}$, $\text{RSSISAMPLE} = \text{RSSISAMPLE} + 2$
- For $\text{TEMP} > -10^{\circ}\text{C}$ and $\text{TEMP} \leq +10^{\circ}\text{C}$, $\text{RSSISAMPLE} = \text{RSSISAMPLE} + 1$
- For $\text{TEMP} > +10^{\circ}\text{C}$ and $\text{TEMP} \leq +30^{\circ}\text{C}$, $\text{RSSISAMPLE} = \text{RSSISAMPLE} + 0$
- For $\text{TEMP} > +30^{\circ}\text{C}$ and $\text{TEMP} \leq +50^{\circ}\text{C}$, $\text{RSSISAMPLE} = \text{RSSISAMPLE} - 1$
- For $\text{TEMP} > +50^{\circ}\text{C}$ and $\text{TEMP} \leq +70^{\circ}\text{C}$, $\text{RSSISAMPLE} = \text{RSSISAMPLE} - 2$
- For $\text{TEMP} > +70^{\circ}\text{C}$, $\text{RSSISAMPLE} = \text{RSSISAMPLE} - 3$

3.11 [155] GPIOTE: IN event may occur more than once on input edge

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

IN event occurs more than once on an input edge.

Conditions

Input signal edges are closer together than 1.3 μ s or \geq 750 kHz for a periodic signal.

Consequences

Tasks connected through PPI or SHORTS to this event might be triggered twice.

Workaround

Apply the following code when any GPIOTE channel is configured to generate an IN event on edges that can occur within 1.3 μ s of each other:

```
*(volatile uint32_t *) (NRF_GPIOTE_BASE + 0x600 + (4 * GPIOTE_CH_USED)) = 1;
```

Important: A clock is kept on by the workaround and must be reverted to avoid higher current consumption when GPIOTE is not in use, using the following code:

```
*(volatile uint32_t *) (NRF_GPIOTE_BASE + 0x600 + (4 * GPIOTE_CH_USED)) = 0;
```

3.12 [166] USB: ISO double buffering not functional

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

The double buffering of the ISO EPs of the USB is not functional.

Conditions

Always. With default settings, the buffers overlap.

Consequences

During ISO transition, received or transmitted data is likely to be corrupted.

Workaround

Reconfigure ISO buffers during initialization of USB. After each time the USB peripheral is enabled, apply the following code:

```
*((volatile uint32_t *) (NRF_USBD_BASE + 0x800)) = 0x7E3;
*((volatile uint32_t *) (NRF_USBD_BASE + 0x804)) = 0x40;
```

3.13 [170] I2S: NRF_I2S->PSEL CONNECT fields are not readable

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

- CONNECT field of NRF_I2S->PSEL.MCK is not readable.
- CONNECT field of NRF_I2S->PSEL.SCK is not readable.
- CONNECT field of NRF_I2S->PSEL.LRCK is not readable.
- CONNECT field of NRF_I2S->PSEL.SDIN is not readable.
- CONNECT field of NRF_I2S->PSEL.SDOUT is not readable.

Conditions

Always.

Consequences

When reading the value of NRF_I2S->PSEL registers, the CONNECT field might not return the same value that has been written to it.

Workaround

None.

3.14 [171] USB: USB might not power up

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

The USB might not reach its active state. It is also possible that the USB reaches its active state, but with an increased delay.

Conditions

Firmware enables USB or exits USB low power mode (clears USB->LOWPOWER) and enters System ON IDLE before the USB module is fully powered up.

Consequences

The USB D sometimes does not function.

Workaround

To enable the USB D (USB D.ENABLE = 1) or to wake the USB D during SUSPEND (USB D.LOWPOWER = 0), apply the following code:

```
if(*(volatile uint32_t *)0x4006EC00 == 0x00000000)
{
    *(volatile uint32_t *)0x4006EC00 = 0x00009375;
}
*(volatile uint32_t *)0x4006EC14 = 0x000000C0;
*(volatile uint32_t *)0x4006EC00 = 0x00009375;

NRF_USBD->ENABLE = 0x00000001; // or NRF_USBD->LOWPOWER = 0x00000000;
```

After receiving the corresponding acknowledgment event (i.e. USB D.EVENTS_USBEVENT with USB D.EVENTCAUSE.READY=1 in case of enabling or USB D->EVENTCAUSE.USBWUALLOWED=1 in case of wakeup), apply the following code:

```
if(*(volatile uint32_t *)0x4006EC00 == 0x00000000)
{
    *(volatile uint32_t *)0x4006EC00 = 0x00009375;
}
*(volatile uint32_t *)0x4006EC14 = 0x00000000;
*(volatile uint32_t *)0x4006EC00 = 0x00009375;
```

3.15 [172] RADIO: Bluetooth Long Range co-channel performance

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Packet loss when a blocker signal is present.

Conditions

Bluetooth Long Range (Ble_LR125Kbit or Ble_LR500Kbit). Blocker signal present at the same or nearby RF frequency.

Consequences

Fails Bluetooth test with co-channel interference (RF-PHY/RCV/BV-29-C) without firmware workaround.

Workaround

Workaround is incorporated into S140 SoftDevice v6.1.1 and the DTM example in SDK v15.3.0. See the following document for a description of the workarounds:

[nRF52840 Errata Attachment Anomaly 172 Addendum](#) The performances can be improved further by updating the RSSI calibration value with the following workaround supported in SoftDevice 7.2, 7.3, 8.0, and later:

```
void ftpan_172_func(void)
{
    *((volatile uint32_t *)0x4000154Cul) = 0x80000400ul;
}

//for SD7.2.0
int main(void)
{
    //...
    sd_softdevice_enable(...);
    //...
    const struct { void (*ftpan_172_func_ptr)(void); } ftpan_172_func_struct =
    { ftpan_172_func };
    sd_ble_opt_set(BLE_GAP_OPT_BASE + 6, (const ble_opt_t *) &ftpan_172_func_struct);
    //...
}

//for SD8.x.x
int main(void)
{
    //...
    sd_softdevice_enable(...);
    //...
    const struct { void (*ftpan_172_func_ptr)(void); } ftpan_172_func_struct =
    { ftpan_172_func };
    sd_ble_opt_set(0xF2, (const ble_opt_t *) &ftpan_172_func_struct);
    //...
}
```

3.16 [173] GPIO: Writes to LATCH register take several CPU cycles to take effect

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

A bit in the LATCH register reads '1' even after clearing it by writing '1'.

Conditions

Reading the LATCH register right after writing to it.

Consequences

Old value of the LATCH register is read.

Workaround

Have at least 3 CPU cycles of delay between the write and the subsequent read to the LATCH register. This can be achieved by having 3 dummy reads to the LATCH register.

3.17 [174] SPIM: SPIM3 events incorrectly connected to the PPI

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Tasks triggered from the PPI using EVENTS_ENDRX or EVENTS_ENDTX of SPIM3 do not happen when expected.

Conditions

Always.

Consequences

EVENTS_ENDRX and EVENTS_ENDTX of SPIM3 have their connections to the PPI swapped. Tasks triggered by the PPI from EVENTS_ENDRX or EVENTS_ENDTX of SPIM3 do not happen when expected.

Workaround

When configuring the PPI to trigger a task on EVENTS_ENDRX, program the CH[N].EEP register with the address of EVENTS_ENDTX. When configuring the PPI to trigger a task on EVENTS_ENDTX, program the CH[N].EEP register with the address of EVENTS_ENDRX.

This only applies to the SPIM3 instance.

3.18 [176] System: Flash erase through CTRL-AP fails due to watchdog time-out

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Full flash erase through CTRL-AP is not successful.

Conditions

WDT is enabled.

Consequences

Flash is not erased. If the device has a WDT time-out less than 1 ms and is readback-protected through UICR.APPROTECT, there is a risk of permanently preventing the erasing of the flash.

Workaround

Try again.

3.19 [179] RTC: COMPARE event is generated twice from a single RTC compare match

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Tasks connected to RTC COMPARE event through PPI are triggered twice per compare match.

Conditions

RTC registers are being accessed by CPU while RTC is running.

Consequences

Tasks connected to RTC COMPARE event through PPI are triggered more often than expected.

Workaround

Do not access the RTC registers, including the COMPARE event register, from CPU while waiting for the RTC COMPARE event. Note that CPU interrupt from this event can still be enabled.

3.20 [183] PWM: False SEQEND[0] and SEQEND[1] events

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

False SEQEND[0] and SEQEND[1] events are being generated.

Conditions

Any of the LOOPSDONE_SEQSTARTn shortcuts are enabled. LOOP register is non-zero and sequence 1 is one value long.

Consequences

SEQEND[0] and SEQEND[1] events might falsely trigger other tasks if these are routed through the PPI.

Workaround

Avoid using the `LOOPSDONE_SEQSTARTn` shortcuts, when `LOOP` register is non-zero and sequence 1 is one value long.

3.21 [184] NVMC: Erase or write operations from the external debugger fail when CPU is not halted

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

The erase or write operation fails or takes longer time than specified.

Conditions

NVMC erase or write operation initiated using an external debugger. CPU is not halted.

Consequences

The NVMC erase or write operation fails or takes longer time than specified.

Workaround

Halt the CPU by writing to `DHCSR` (Debug Halting Control and Status Register) before starting NVMC erase or write operation from the external debugger. See the ARM infocenter to get the details of the `DHCSR` register.

Programming tools provided by Nordic Semiconductor comply with this.

3.22 [187] USB: USB cannot be enabled

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

After writing to `NRF_USBD->ENABLE`, no `EVENTS_USBEVENT` is triggered, and `USB->EVENTCAUSE` is not updated.

Conditions

Most recent reset type is soft reset or CPU lockup reset, or after a new firmware update to flash.

Consequences

USB is not working.

Workaround

Implement code similar to the following around the USB enabling:

```
*(volatile uint32_t *)0x4006EC00 = 0x00009375;
*(volatile uint32_t *)0x4006ED14 = 0x00000003;
*(volatile uint32_t *)0x4006EC00 = 0x00009375;

/* Enable the peripheral */
NRF_USBD->ENABLE = USBD_ENABLE_ENABLE_Enabled<< USBD_ENABLE_ENABLE_Pos;

/* Waiting for peripheral to enable, this should take a few µs */
while (0 == (NRF_USBD->EVENTCAUSE & USBD_EVENTCAUSE_READY_Msk))
{
    /* Empty loop */
}
NRF_USBD->EVENTCAUSE &= ~USBD_EVENTCAUSE_READY_Msk;

*(volatile uint32_t *)0x4006EC00 = 0x00009375;
*(volatile uint32_t *)0x4006ED14 = 0x00000000;
*(volatile uint32_t *)0x4006EC00 = 0x00009375;
```

nRF5 SDK version 15 will include this workaround.

3.23 [190] NFCT: Event FIELDDETECTED may be generated too early

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Reset of the operating state after FIELDLOST event. In some cases, communication with the peer device is not possible.

Conditions

Always. Especially with stronger field strengths.

Consequences

Restart of transfer required.

Workaround

On FIELDDETECTED event, wait 1 ms (using timer) before starting NFC communication with NRF_NFCT->TASKS_ACTIVATE.

This workaround is included in SDK v15.0.0.

3.24 [191] RADIO: High packet error rate in BLE Long Range mode

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

High packet error rate.

Conditions

BLE Long Range mode.

Consequences

Poor communication link.

Workaround

Use the following setting for the radio in BLE LR mode (set after power-on-reset and whenever NRF_RADIO->POWER has been low):

```
*(volatile uint32_t *) 0x40001740 = (((*(volatile uint32_t *) 0x40001740) & 0x7FFF00FF) |
0x80000000 | (((uint32_t) (196)) << 8));
```

When switching from BLE LR mode to any other radio mode, use the following code to return to default settings:

```
*(volatile uint32_t *) 0x40001740 = (((*(volatile uint32_t *) 0x40001740) & 0x7FFFFFFF);
```

3.25 [193] SPIM: SPIM3 does not generate EVENTS_END and halts if suspended during last byte

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

SPIM3 stops working.

Conditions

Using TASKS_SUSPEND on SPIM3 during last byte.

Consequences

EVENTS_END is not generated and SPIM3 stops working.

Workaround

Do not use `TASKS_SUSPEND` for SPIM3 unless the application can guarantee that it will not be triggered during the transfer of the last byte. There is no indication from SPIM3 that it is currently in the last byte transfer.

If `TASKS_SUSPEND` was used during transmission of the last byte, recover SPIM3 by power cycling the device or restart SPIM3 using the following code:

```
*(volatile uint32_t *)0x4002FFFC = 0;
*(volatile uint32_t *)0x4002FFFC;
*(volatile uint32_t *)0x4002FFFC = 1;
```

3.26 [194] I2S: STOP task does not switch off all resources

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Current consumption too high (~900 µA) after using the STOP task.

Conditions

I2S was running and was stopped by triggering the STOP task.

Consequences

Current consumption higher than specified.

Workaround

Apply the following code after the STOP task:

```
*((volatile uint32_t *)0x40025038) = 1;
*((volatile uint32_t *)0x4002503C) = 1;
```

3.27 [195] SPIM: SPIM3 continues to draw current after disable

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Current consumption higher than specified when disabling the SPIM3.

Conditions

When disabling the SPIM3.

Consequences

Current consumption around 900 µA higher than specified.

Workaround

Apply the following workaround after disabling the SPIM3 (`NRF_SPIM3->ENABLE = 0`):

```
*(volatile uint32_t *)0x4002F004 = 1;
```

3.28 [196] I2S: PSEL acquires GPIOs regardless of ENABLE

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

I2S controls GPIO even when I2S is not enabled.

Conditions

When using I2S->PSEL to configure GPIO.

Consequences

GPIO selected for I2S cannot be used for any other peripheral and will be configured as input.

Workaround

Do not rely on the pins selected in I2S->PSEL registers being free when I2S->ENABLE is set to DISABLE.

Only set the CONNECT bit in the I2S->PSEL registers to CONNECTED immediately before enabling I2S.

When disabling I2S, set the CONNECT bit in the I2S->PSEL registers to DISCONNECTED.

3.29 [198] SPIM: SPIM3 transmit data might be corrupted

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Transmit data from SPIM3 is corrupted.

Conditions

Data accessed by CPU location in the same RAM AHB slave as where the SPIM3 TXD.PTR is pointing, and CPU does a read or write operation at the same clock cycle as the SPIM3 EasyDMA is fetching data. This case should have been handled by the stalling mechanism.

Consequences

Transmit data from SPIM3 is corrupted.

Workaround

Reserve dedicated RAM AHB slave for the SPIM3 transmit buffer, not overlapping with application data used by the CPU. In addition, synchronize so that the CPU is not writing data to the transmit buffer while SPIM is transmitting data.

3.30 [199] USB: USB cannot receive tasks during DMA

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

The USB does not perform incoming tasks.

Conditions

The USB is performing a DMA transfer.

Consequences

If any EasyDMA transfer is in progress, USB tasks cannot be used.

Workaround

To enable incoming tasks when using DMA, use the following code when starting a DMA transfer:

```
*(volatile uint32_t *)0x40027C1C = 0x00000082;
```

After the DMA transfer is completed, use:

```
*(volatile uint32_t *)0x40027C1C = 0x00000000;
```

3.31 [204] RADIO: Switching between TX and RX causes unwanted emissions

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Unwanted emissions are experienced when switching from TX to RX.

Conditions

Switching from TX to RX without using DISABLE.

Consequences

Unwanted emissions occur on the channel used for RX.

Workaround

Always use DISABLE when switching from TX to RX.

3.32 [208] QSPI: PPI Deactivate task does not switch off all resources

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Current consumption is higher than expected after triggering TASKS_DEACTIVATE from the PPI.

Conditions

QSPI was running and was stopped by triggering TASKS_DEACTIVATE from the PPI.

Consequences

Current consumption higher than expected.

Workaround

Use software to write to the TASKS_DEACTIVATE register instead of triggering TASKS_DEACTIVATE from the PPI.

3.33 [209] CLOCK: LFRC ULP mode calibration not functional

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

LFRC stops.

Conditions

Sometimes when using LFRC ULP mode and performing calibration.

Consequences

LFRC ULP mode cannot be calibrated.

Workaround

Use LFRC ULP mode without calibrating, or use LFRC normal mode if calibration is required.

3.34 [210] GPIO: Bits in GPIO LATCH register are incorrectly set to 1

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

The GPIO.LATCH[n] register is unexpectedly set to 1 (Latched).

Conditions

Set GPIO.PIN_CNF[n].SENSE at low level (3) at the same time as PIN_CNF[n].INPUT is set to Connect (0).

Consequences

The GPIO.LATCH[n] register is set to 1 (Latched). This could have side effects, depending on how the chip is configured to use this LATCH register.

Workaround

Always configure PIN_CNF[n].INPUT before PIN_CNF[n].SENSE.

3.35 [212] SAADC: Events are not generated when switching from scan mode to no-scan mode with burst enabled

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

SAADC stops working.

Conditions

Any of the following:

- Switching from multiple channels to single channel when BURST is disabled and acquisition time < 10 μ s.
- Switching from multiple channels to single channel when BURST is enabled.

Consequences

SAADC does not generate the expected events.

Workaround

Execute the following code before changing the channel configuration:

```
volatile uint32_t temp1;
volatile uint32_t temp2;
volatile uint32_t temp3;

temp1 = *(volatile uint32_t *)0x40007640ul;
temp2 = *(volatile uint32_t *)0x40007644ul;
temp3 = *(volatile uint32_t *)0x40007648ul;

*(volatile uint32_t *)0x40007FFCul = 0ul;
*(volatile uint32_t *)0x40007FFCul;
*(volatile uint32_t *)0x40007FFCul = 1ul;

*(volatile uint32_t *)0x40007640ul = temp1;
*(volatile uint32_t *)0x40007644ul = temp2;
*(volatile uint32_t *)0x40007648ul = temp3;
```

After the workaround is executed, the SAADC configuration is reset. Before use all registers must be configured again.

3.36 [213] WDT: WDT configuration is cleared when entering system OFF

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

WDT configuration has been cleared when device wakes from System OFF.

Conditions

Always.

Consequences

WDT does not resume function as expected.

Workaround

Reconfigure WDT after wake-up from System OFF.

3.37 [214] SPIS: Incorrect data transferred

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Wrong data is transferred.

Conditions

If SPIS is disabled while CSN is asserted.

Consequences

Unsent byte from previous transmission is transferred as first byte of new transmission.

Workaround

After disabling the SPIS_n instance (writing `SPISn->ENABLE = SPIS_ENABLE_ENABLE_Disable`), apply the following code:

```
*(volatile uint32_t *) (NRF_SPISn_BASE + 0xA4ul) = 1ul;  
*(volatile uint32_t *) (NRF_SPISn_BASE + 0xACul) = 1ul;
```

3.38 [215] QSPI: Reading QSPI registers after XIP might halt CPU

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

CPU halts.

Conditions

Init and start QSPI, use XIP, then write to or read any QSPI register with an offset above 0x600.

Consequences

CPU halts.

Workaround

Trigger QSPI TASKS_ACTIVATE after XIP is used and wait for QSPI EVENTS_READY before accessing any QSPI register with an offset above 0x600.

3.39 [216] QSPI: Race condition occurs in XIP

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Data read from the XIP area is incorrect.

Conditions

Code that is executing from internal flash memory or RAM reads data located in the XIP region. The read performs two consecutive LDR instructions from XIP addresses where the result of the first LDR instruction is used as the address of the second LDR. This occurs, for example, when dereferencing a pointer located in the XIP addresses.

Consequences

Data read from the XIP area is incorrect.

Workaround

To avoid the race condition, perform one of the following:

- Copy the read-only data into internal RAM before accessing it using the `memcpy()` function.
- Place the read-only data in internal flash memory in the linker script at compile time.

3.40 [218] NFCT: Frame delay timing is too short after SLP_REQ

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Reader may not accept the response from the tag.

Conditions

The time between SLP_REQ and ALL_REQ sent by the Reader is shorter than the time configured in FRAMEDELAYMAX.

Consequences

The protocol timing is violated and a Reader may not accept the response from the tag.

Workaround

Ensure that FRAMEDELAYMAX is set to the default value when the NFCT is in states IDLE or SLEEP_A. The workaround is included in nRF5 SDK v16.0

3.41 [219] TWIM: I2C timing spec is violated at 400 kHz

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

The low period of the SCL clock is too short to meet the I2C specification at 400 kHz. The actual low period of the SCL clock is 1.25 μ s while the I2C specification requires the SCL clock to have a minimum low period of 1.3 μ s.

Conditions

Using TWIM at 400 kHz.

Consequences

TWI communication might not work at 400 kHz with I2C compatible devices.

Workaround

If communication does not work at 400 kHz with an I2C compatible device that requires the SCL clock to have a minimum low period of 1.3 μ s, use 390 kHz instead of 400kHz by writing 0x06200000 to the FREQUENCY register. With this setting, the SCL low period is greater than 1.3 μ s.

3.42 [228] RADIO: No interrupt is generated for SYNC event

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Interrupt Service Routine (ISR) for the SYNC event does not run.

Conditions

Always.

Consequences

ISR for the SYNC event does not run.

Workaround

Connect the SYNC event to an EGU task through a PPI channel. Handle the interrupt in the corresponding EGU ISR.

3.43 [233] NVMC: NVMC READYNEXT not generated

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

When executing from NVM and performing an NVM operation, READYNEXT might not be asserted. If the program is waiting for READYNEXT, the program stops executing.

Conditions

When executing from NVM. Using READYNEXT when executing from RAM is not affected.

Consequences

READYNEXT should not be used when executing from NVM.

Workaround

Use READY instead. Using READY instead of READYNEXT has no penalty when executing from NVM.

3.44 [236] RADIO: Conversion formulas for RADIO energy related values incorrect in PS

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Conversion between hardware value and dBm in the Product Specification RADIO chapter is incorrect

Conditions

Always

Consequences

The calculated value is not correct

Workaround

Conversion between hardware value and dBm: $PRF[dBm] = ED_RSSIOFFS + VALHARDWARE$ Conversion between hardware value and 802.15.4 units (0-255): $PRF[802.15.4 \text{ units}] = \text{MIN}(ED_RSSISCALE \times VALHARDWARE, 255)$

3.45 [237] SAADC: TASKS_CALIBRATEOFFSET shall only be used before TASKS_START or after EVENTS_END

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Unexpected samples are written to RAM.

Conditions

TASKS_CALIBRATEOFFSET is triggered between TASKS_START and EVENTS_END.

Workaround

TASKS_CALIBRATEOFFSET shall be used only before TASKS_START or after EVENTS_END.

3.46 [241] SAADC: Static 400 μ A current after SAADC is disabled

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Static current consumption between 400 μ A and 450 μ A occurs.

Conditions

SAADC is disabled after sampling with BURST when multiple channels have been enabled.

Consequences

Current consumption is higher than expected.

Workaround

Execute the following code after disabling SAADC:

```
volatile uint32_t temp1;
volatile uint32_t temp2;
volatile uint32_t temp3;

temp1 = *(volatile uint32_t *)0x40007640ul;
temp2 = *(volatile uint32_t *)0x40007644ul;
temp3 = *(volatile uint32_t *)0x40007648ul;

*(volatile uint32_t *)0x40007FFCul = 0ul;
*(volatile uint32_t *)0x40007FFCul;
*(volatile uint32_t *)0x40007FFCul = 1ul;

*(volatile uint32_t *)0x40007640ul = temp1;
*(volatile uint32_t *)0x40007644ul = temp2;
*(volatile uint32_t *)0x40007648ul = temp3;
```

After the workaround is executed, the SAADC configuration is reset and all registers must be configured again.

3.47 [242] NVMC: NVMC operations during POFWARN cause the CPU to hang

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

The CPU hangs.

Conditions

NVMC write or erase operation when POFWARN is asserted, and with low probability when POFWARN is asserted while an NVMC write or erase operation is ongoing.

Consequences

Code execution is halted.

Workaround

Disable POFWARN by writing POFCON before a write or erase operation. Do not attempt to write or erase if `EVENTS_POFWARN` is already asserted.

3.48 [243] RADIO: T_IFS is inaccurate with Bluetooth Long Range

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

The measured T_IFS is inaccurate for LE Coded PHY.

Conditions

Using default values of the TIFS register.

Consequences

T_IFS does not meet the accuracy required by the Bluetooth specification.

Workaround

Depending on the mode of the received packet and the mode selected for the next transmission, update the TIFS register with the following values:

- RX: mode 6 (S=2), TX: mode 6 (S=2) : 144
- RX: mode 5 (S=8), TX: mode 5 (S=8) : 149
- RX: mode 5 (S=8), TX: mode 6 (S=2) : 139
- RX: mode 6 (S=2), TX: mode 5 (S=8) : 154

The TIFS register must be updated before the DISABLED event from the receive packet. Otherwise, the new value is not taken into account for the next transmission. The rate of the last received packet can be found in the CISTAT field of the PDUSTAT register. The CISTAT field is updated approximately 1 μ s after the ADDRESS event. The SoftDevice, Zephyr Controller subsystem (Zephyr and nRF Connect SDK), and SoftDevice Controller subsystem (nRF Connect SDK) are not affected by this errata.

3.49 [244] QSPI: External flash and QSPI returns erroneous data when the SoftDevice is running

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Data transfer to and from external Flash with QSPI is corrupted.

Conditions

HF clock source is switching between HFXO and HFINT.

Consequences

Wrong data is read or written

Workaround

Ensure that the clock source is not switched during the QSPI operations. For example, force the HFXO enabled when SoftDevice is used by calling `sd_clock_hfclk_request()` after `sd_softdevice_enable()` during QSPI operations.

3.50 [245] RADIO: CRC is wrong when data whitening is enabled and address field is included in CRC calculation

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

CRC failures are reported.

Conditions

In RX, if data whitening is enabled and the CRC checker is configured to take the address field into CRC calculations.

Consequences

CRC failures are reported though received packet contents are good.

3.51 [246] System: Intermittent extra current consumption when going to sleep

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Extra current consumption in the range of 350 μ A when in System On Idle.

Conditions

A high-speed peripheral (CPU, CRYPTOCELL, USB, or CTRL-AP) accesses a RAM block which is being accessed by a low-speed peripheral through the DMA bus with a specific timing, and the high-speed peripheral has higher priority than the low-speed peripheral.

Consequences

Extra current consumption in System On Idle.

Workaround

Apply the following code after any reset:

```
*(volatile uint32_t *)0x4007AC84ul = 0x00000002ul;
```

Workaround consequences: Up to 40 μ A current increase when the 16 MHz clock is used.

3.52 [248] RADIO: Reading DTX in MODECNF0 gives incorrect value

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Reading DTX in MODECNF0 gives incorrect value.

Conditions

Always.

Consequences

Reading MODECNF0.DTX field returns wrong value.

Workaround

Treat MODECNF0.DTX field as write only.

3.53 [252] SAADC: Unexpected behavior when TASKS_CALIBRATEOFFSET is used during sampling

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

The EasyDMA results buffer in RAM has incorrect values.

Conditions

TASKS_CALIBRATEOFFSET is run after TASKS_START and before EVENTS_END.

Consequences

Incorrect values are stored in RAM.

Workaround

Run TASKS_CALIBRATEOFFSET before TASKS_START or after EVENTS_END.

3.54 [266] SAADC: Gain error exceeds specified value when using VDD as reference

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Gain error is outside the expected range.

Conditions

Supply voltage is 2.1 V or lower, CH[n].CONFIG.REFSEL is set to VDD1_4, and CH[n].CONFIG.GAIN is set to Gain1 or Gain1_2.

Consequences

The minimum specification of parameters $E_{G1/2}$ and E_{G1} can be down to -4%.

Workaround

Use internal reference.

3.55 [270] SPIS: Incorrect SPIS timing values

This anomaly applies to Revision 2, build codes CKAA-Dx0, QIAA-Dx0.

It was inherited from the previous IC revision [Engineering D](#).

Symptoms

Measured SPIS timing values do not match values specified in the Product Specification.

Conditions

SPIS timing values specified in nRF52840 Product Specification v1.8 or earlier are being used.

Consequences

SPI transfers can fail if the setup or hold time requirements for master device are not supported by the corrected SPIS timing values.

Workaround

Use the following corrected SPIS timing parameters for nRF52840 Product Specification v1.8 or earlier.

Symbol	Description	Min.	Typ.	Max.	Units
$t_{\text{SPIS,VSO}}$	CLK edge to MISO valid			59	ns
$t_{\text{SPIS,HSO}}$	MISO hold time after CLK edge	20			ns
$t_{\text{SPIS,SUSI}}$	MOSI to CLK edge setup time	19			ns
$t_{\text{SPIS,HSI}}$	CLK edge to MOSI hold time	18			ns

Table 2: Corrected SPIS timing specifications