Capped Drinks

Mateo Balzola, Rahul Rangarajan, Fairuz Abushgarh, Richard Kalich, Isaac



Table of Contents



01

02

03

Motivation

The goals and purposes of our project

Functionality

The summary of our design

Specifications

The requirements and constraints of our design

04

05

06

Block Diagram


A visualized block diagram of our design

Code Snippets

A discussion of parts of our unique code design

Conclusions

The successes, failures, and anticipations of our design



Motivation

Goals & Purposes of our Project



Motivations & Goals

What will our Project do?

• Our project utilizes the FPGA as a login management system. It stores user input and applies an 'r4c' encryption algorithm to store the user's text as a hash.

What are the Motivations of our Project?

- Explore and implement different encryption schemes
- Late november Fidelity cybersecurity breach spiked internship curiosities
- Provide secure means of data transmission between host computer and FPGA

What is Encryption?


- Process of converting data into secure code to prevent unauthorized access
- Ensures confidentiality, integrity, and authenticity of information





02 Functionality

Summary of Our Design



Functionality

Encrypt & Decrypt

Store data & passkey with memory and encrypt and decrypt successfully

Host-to-FPGA



FPGA network module connection communicate user's computer to alert about potential unauthorized access.

Verification



Verification functionality includes the FPGA checking the user's passkey for correctness before decrypting data.

Perceiving Modules



Buzzer and SevenSeg display modules to provide real-world feedback on the correctness of the passkey input.



03 Specifications

Requirements & Constraints



Design Specifications





Requirements

- Send 8-bit data
- Choose an appropriate encryption and decryption method
- Utilize FPGA as a login management system
- Use of 7-segment display when inputting the passkey
- Implement push notification mechanism from FPGA to host

Constraints

- FPGA Processing Speed
- Resource Capabilities
- Complexity of Advanced Encryption Schemes
- Lab Conditions (underwater)






04 Block Diagrams

Visualize Our Design





POPOPOPO



O5 Code Snippets

Discussing Our Code



Code Snippet

endmodule

```
timescale lns / lps
         module rc4 Encryption (
             input clk,
             input reset,
                                              Inputs
             input [7:0] key,
             input [7:0] plaintext,
             output reg [7:0] ciphertext
10
         reg [7:0] S [0:255];
12
         integer i, j;
13
         reg init_done;
14
15
         always @ (posedge reset) begin
16
             i = 0; j = 0; init done = 0;
17
             for (i = 0; i < 256; i = i + 1) begin
18
                 S[i] = i;
19
20
22
             for (i = 0; i < 256; i = i + 1) begin
23
                 j = (j + S[i] + key[i % 8]) % 256;
24
                 {S[i], S[j]} = {S[j], S[i]};
25
26
             init_done = 1;
27
28
29
30
             if (init done) begin
31
32
                 j = (j + S[i]) % 256;
33
                 {S[i], S[j]} = {S[j], S[i]};
34
                 ciphertext = plaintext ^ S[(S[i] + S[j]) % 256];
35
36
     0
37
```

Permutation array


Encryption

- Main Blocks
- Decryption module
- Symmetric vs
 Asymmetric Encryption

 Schemes
- Adding more bits







Conclusion


Successes, Failures, and Anticipations


Conclusions



Successes

We were able to send 4 different pieces of 8 bit data and decrypt it back again on FPGA, successfully.







Conclusions

Failure



Encountered issues with LED and SevenSeg display output while inputting passkey during tests on a personal FPGA board. Uncertain if failures stem from hardware differences or constraints file issues. Plan to test on school-provided FPGAs for clarity and resolution.



Anticipation



Future development includes adding a secure login password storage feature. We're also integrating an FPGA-based security alert system to send immediate push notifications to the host computer for potential data breaches, enhancing both security and user experience.

Thank you

Questions?

