
Name: Richard Raymond J. Canda

C.Y.S.: BSCpE-3A

#4-TITLE: NAND gate

LOGIC GATE SYMBOL:



TRUTH TABLE:

x	у	z
0	0	1
0	1	1
1	0	1
1	1	0

VHDL CODE:

```
-- Dataflow model
      architecture behav1 of nand2 is
      begin
             z<= x nand y; -Signal Assignment Statement
      end behav1;
- Behavioral model
       architecture behav2 of nand2 is
      begin
       Process (x, y)
        Begin
          If (x='|' and y='|') then - Compare with truth table
              Z <= '()';
         else
              Z <= ']';
          end if;
      end process;
     end behav2;
```


OUTPUT WAVEFORM:

Name	Value	Sti	- 1	2	50	,	1	1	100	1	2	150
D - X	1	A							v	 		
⊳ y	1	В								Γ		
										1		


Experiment results:

DATA FLOW MODEL EXPERIMENT:


CODE:



LOGIC GATE:




WAVEFORM:




BEHAVIORAL MODEL EXPERIMENT:

CODE:



LOGIC GATE:



WAVEFORM:

