
Name: Richard Raymond J. Canda

C.Y.S.: BSCpE-3A

#7-TITLE: EX-NOR gate

LOGIC GATE SYMBOL:



TRUTH TABLE:

х	у	z
0	0	1
0	1	0
1	0	0
1	1	1

VHDL CODE:

```
--Dataflow model
```

```
architecture behav1 of xnor2 is
begin
```

Z<= x xnor y; --Signal Assignment Statement

end behav1;

-- Behavioral model


```
architecture behav2 of xnor2 is
begin

process (x, y)
begin

If (x=y) then - Compare with truth table
Z <= '1';
else
Z <= '0';
end if;

end process;
end behav2;
```


OUTPUT WAVEFORM:




Experiment results:

DATA FLOW MODEL EXPERIMENTS:


CODE



LOGIC GATE:




WAVE FORM:




BEHAVIORAL MODEL EXPERIMENTS:

CODE:



LOGIC GATE:



WAVE FORM:

