
Name: Richard Raymond J. Canda

C.Y.S.: BSCpE-3A

#6-TITLE: EX-OR gate

LOGIC GATE SYMBOL:



TRUTH TABLE:

X:	у	z
0	0	0
0	1	1
1	0	1
1	1	0

VHDL CODE:

-- Behavioral model


```
architecture behav2 of xor2 is
begin

process (x, y)
begin

If (x/=y) then -- Compare with truth table
    Z <= '1';
else
    Z<= '0';
end if;

end process;
end behav2;
```


OUTPUT WAVEFORM:




Experiment results:

DATA FLOW MODEL EXPERIMENTS:


CODE:



LOGIC GATE:




WAVE FORM:




BEHAVIORAL MODEL EXPERIMENTS:

CODE:



LOGIC GATE:



WAVE FORM:

