
Name: Richard Raymond J. Canda C.Y.S.: BSCpE - 3AThe CODE: library IEEE; use IEEE.STD LOGIC 1164.ALL; use IEEE.STD LOGIC ARITH.ALL; use IEEE.STD LOGIC UNSIGNED.ALL; entity tb_comp is Port (a,b: in STD_LOGIC_VECTOR (1 downto 0); y: out STD_LOGIC_VECTOR (2 downto 0)); end tb_comp; architecture Behavioral of tb_comp is begin $y \le "100"$ when a>b else "001" when a<b else "010" when a=b;

```
tb comp.vhd
                                      Compilation Report - tb comp
       | 🏥 🕮 | 🖪 🗗 🚹 | 🕕 🐷 | 🔀 | 268 🗏
     library IEEE;
 2
     use IEEE.STD_LOGIC_1164.ALL;
     use IEEE.STD_LOGIC_ARITH.ALL;
 3
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
 5
   ⊟entity tb_comp is
          Port ( a,b : in STD_LOGIC_VECTOR (1 downto 0);
 6
 7
                 y : out STD_LOGIC_VECTOR (2 downto 0));
 8
     end tb_comp;
 9
   □architecture Behavioral of tb_comp is
10
   ⊟begin
     y<= "100" when a>b else
11
      001" when a<b else
12
    <sup>L</sup>"010" when a=b;
13
14
     end Behavioral;
```

end Behavioral;



The WAVEFORM:

