


Name: Richard Raymond J. Canda

C.Y.S.: BSCpE-3A

#2-TITLE: OR gate

LOGIC GATE SYMBOL:



TRUTH TABLE:

x	y	z
0	0	0
0	1	1
1	0	1
1	1	1

VHDL CODE:

```
Library IEEE;
use IEEE.std_logic_1164.all;

entity OR2 is
    port(
        x : in STD_LOGIC;
        y : in STD_LOGIC;
        z : out STD_LOGIC
    );
end OR2;

--Dataflow model
architecture behav1 of OR2 is
begin

    Z <= x or y;           --Signal Assignment Statement

end behav1;
```

→ Behavioral model

```
architecture behav2 of OR2 is  
begin
```


```
    process (x, y)  
    begin
```

```
        if (x='0' and y='0') then -- Compare with truth table  
            Z <= '0';  
        else  
            Z <= '1';  
        end if;
```

```
    end process;
```


```
end behav2;
```

OUTPUT WAVEFORM:



Experiment results:

CODE




The screenshot shows the Quartus Prime Lite Edition interface. The main window displays the VHDL code for an OR gate entity named 'Or_gate'. The code is as follows:

```
1  Library IEEE;
2  use IEEE.std_logic_1164.all;
3
4
5  entity Or_gate is
6  port(
7    x : in STD_LOGIC;
8    y : in STD_LOGIC;
9    z : out STD_LOGIC
10 );
11 end Or_gate;
12 --Dataflow model
13 architecture behavi of Or_gate is
14 begin
15     Z <= x or y; --Signal Assignment Statement
16 end behavi; |
```

The left pane shows the Project Navigator with the 'Or_gate' entity selected. The right pane shows the IP Catalog. The bottom status bar indicates 'Ln 18 Col 13 VHDL File'.

LOGIC GATE



WAVE

