
Name: Richard Raymond J. Canda

C.Y.S.: BSCpE-3A

#5- TITLE: NOR gate

LOGIC GATE SYMBOL:



TRUTH TABLE:

х	у	z	
0	0	1	
0	1	0	
1	0	0	
1	1	0	

VHDL CODE:


```
--Dataflow model
       architecture behav1 of nor2 is
       begin
              Z<= x nor y; --Signal Assignment Statement
       end behav1;
-- Behavioral model
architecture behav2 of nor2 is
begin
        process (x, y)
         begin
           If (x='0' and y='0') then -- Compare with truth table
             Z \le '1';
           else
             Z \le (0);
           end if:
         end process;
       end behav2;
```

OUTPUT WAVEFORM:


Name	Value	Sti	1 - 20 - 1 - 40 - 1 - 60 - 1	· 80 · · · 100	ı - 120	1 - 140 1 -
►X	1	Α				
►Y	1	В				
• Z	0					

Experiment results:

CODE



LOGIC GATE



WAVE

