
Name: Richard Raymond J. Canda

C.Y.S.: BSCpE-3A

#2-TITLE: OR gate

LOGIC GATE SYMBOL:



TRUTH TABLE:

x	У	Z.
0	0	0
0	1	1
1	0	1
1	1	1

VHDL CODE:


```
- Behavioral model
```

```
architecture behav2 of OR2 is
begin

process (x, y)
begin

if (x='0' and y='0') then -- Compare with truth table
Z <= '0';
else
Z <= '1';
end if;
end process;
end behav2;
```


OUTPUT WAVEFORM:




Experiment results:

DATA FLOW MODEL EXPERIMENTS:


CODE:



LOGIC GATE:




WAVEFORM:




BEHAVIORAL MODEL EXPERIMENTS:

CODE:



LOGIC GATE:



WAVEFORM:

