Name: Richard Raymond J. Canda


C.Y.S.: BSCpE-3A

1.LOGIC GATES

AIM: Write a VHDL code for all the logic gates.

#1-TITLE: AND gate

LOGIC GATE SYMBOL:



TRUTH TABLE:

x	у	z
0	0	0
0	1	0
1	0	0
1.	1	1

VHDL CODE:


```
-Dataflow model
architecture behav1 of AND2 is
begin
 Z<= x and y; —Signal Assignment Statement
end behav1;
-- Behavioral model
architecture behav2 of AND2 is
begin
  process (x, y)
   begin
      if (x=1' and y='1') then - Compare with truth table
       Z <= '1';
      else
      Z <= '()';
      end if;
  end process;
end behav2:
```

OUT PUT WAVE FORM:


Name	Value	Sti	. 20 40 60 80 100 120 140 1
D-X	1	A	
⊳ y	1	В	
-0 7	1		

Experiment results:

CODE



LOGIC GATES



WAVE in TEST BENCH

