
Name: Richard Raymond J. Canda

C.Y.S.: BSCpE-3A

#3-TITLE: NOT gate

### LOGIC GATE SYMBOL:



#### TRUTH TABLE:

х	z
0	1
1	0

# VHDL CODE:


```
--Dataflow model
       architecture behav1 of not1 is
        begin
        Z<= not X; --Signal Assignment Statement
       end behav1;
-- Behavioral model
       architecture behav2 of not1 is
       begin
          process (X)
           begin
               if (x='0') then -- Compare with truth table
                Z \le '1';
              else
                Z \le '0';
             end if;
         end process;
      end behav2;
```

#### OUTPUT WAVEFORM:


	Name	Value	Sti	1 . 20 .	1 - 40 -	6	0 - 1	· 80	 · 100	1 - 12
ı	►X	1	A							
ı	• Z	0								

#### **Experiment results:**

#### **CODE**



## LOGIC GATES



#### WAVE

