Skip to content
Supporting code for FPGA for Software Engineers 0: The Basics
Verilog C++ CMake
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
.gitignore
CMakeLists.txt
README.md
adder_4b.v
adder_testbench.cpp
full_adder.v

README.md

FPGAs for Software Engineers

Part 0: Basics

This github repository contains the code associated with the blog post FPGAs for Software Engineers: Part 0

  • full_adder.v: Simple full adder implementation
  • adder_4b.v: Cascaded full adders for 4 bit numbers
  • adder_testbench.cpp: Verilator testbench for the 4 bit adder
You can’t perform that action at this time.