


Figure 17. Clock tree



MSv45851V5

- For full details about the internal and external clock source characteristics, please refer to the "Electrical characteristics" section in your device datasheet.
- The ADC clock can be derived from the AHB clock of the ADC bus interface, divided by a programmable factor (1, 2 or 4). When the programmable factor is '1', the AHB prescaler must be equal to '1'.