



# Receiver FPC · geometry and component detail

Orthographic views from the supplied EDA exports and placement file


Top copper + components



Bottom copper + components




Board outline + cut-outs




8 cut-outs; outline taken from Multi-Layer export

Top coverlay · full derived openings



Pad expansion: 0.1 mm · derived · nominal PI 12.5+15um

Bottom coverlay · full derived openings



Pad expansion: 0.1 mm · derived · nominal PI 12.5+15um

## Placement inventory

13 capacitors · 10 resistors · 5 diodes · 1 transistor · 3 U-designated devices

Body sizes follow package definitions; positions and rotations follow the placement CSV.

Existing FPC stack only; no outer encapsulation, as confirmed by the designer.

Copper line widths are projected as filled outlines, keeping coil gaps visible at oblique viewing angles.