GOVERNMENT OF INDIA MINISTRY OF ELECTRONICS AND INFORMATION TECHNOLOGY RAJYA SABHA

UNSTARRED QUESTION NO. 2091

TO BE ANSWERED ON: 11.07.2019

BOOSTING CHIP MANUFACTURING

2091. SHRI RAJEEV CHANDRASEKHAR:

Will the Minister of ELECTRONICS AND INFORMATION TECHNOLOGY be please to state:-

- (a) whether Government is planning to invest in chip manufacturing facilities to be set up in States and if so, the details thereof;
- (b) whether the Government has received chip design manufacturing proposals from various global companies and if so, the details thereof; and
- (c) the steps taken by Government to boost the chip manufacturing in the country and cut down the imports?

ANSWER

MINISTER FOR ELECTRONICS AND INFORMATION TECHNOLOGY (SHRI RAVI SHANKAR PRASAD)

(a): No, Sir.

(b): Based on the recommendations of the Empowered Committed (EC) constituted for the purpose of setting up of Semiconductor Wafer Fabrication (FAB) manufacturing facilities in the country, Government had approved two proposals for setting up of Semiconductor Wafer Fabrication (FAB) facility in India - one from the consortium led by M/s. HSMC Technologies India Pvt. Ltd. (with ST Microelectronics and Silterra Malaysia Sdn. Bhd. as partners) and the other from consortium led by M/s. Jaiprakash Associates Ltd. (with IBM, USA and Tower Semiconductor Limited, Israel as partners). Letter of Intent (LoI) dated 19.03.2014 were issued to both the consortia. As per the LoI, both the consortia were required to submit the documents for demonstration of commitment. The consortium led by M/s. Jaiprakash Associates Ltd. withdrew their proposal on 02.03.2016, *inter-alia* conveying that the exchange rates in US \$ / □ term has gone up by about 12% already over the last two years, even before the commencement of physical implementation, adversely affecting the total capital outlay for the project. Additionally, M/s. Jaiprakash Associates Ltd. conveyed that the viability of the project became questionable due to prevailing conditions in the country and the global scenario which indicated that the trend was likely to continue in the same pattern.

As regards the consortium led by M/s. HSMC Technologies India Pvt. Ltd., they could not submit the requisite documents for demonstration of commitment, as per the LoI, despite being provided extension of time on multiple occasions. Therefore, LoI issued to the consortium led by M/s. HSMC Technologies India Pvt. Ltd. was cancelled on 20.04.2018.

In order to attract investment for setting up semiconductor FAB facilities in the country, capital subsidy of 25% of capital expenditure for units set up in Domestic Tariff Area (DTA) and 20% of capital expenditure for units set up in Special Economic Zones (SEZs) was available under the Modified Special Incentive Package Scheme (M-SIPS). The scheme was open to receive applications till 31.12.2018. However, no proposal has been received for setting up semiconductor FAB facilities in the country under M-SIPS.

- (c): Following steps have been taken by the Government to boost the chip manufacturing in the country:
- (i) Machinery, electrical equipment, other instruments and their parts except populated Printed Circuit Boards for use in fabrication of semiconductor wafer are exempted from Basic Customs Duty (BCD) vide S.No.422 of Notification No.50/2017-Customs dated 30.06.2017, as amended from time to time.
- (ii) Investment linked deduction under Section 35AD of the Income-tax Act has been extended to semiconductor wafer fab manufacturing unit.

| (iii) | Deduction of expenditure Income-tax Act. | on research | and | development | as | admissible | under | Section | 35(2AB) | of th | 1e |
|-------|--|-------------|-----|-------------|----|------------|-------|---------|---------|-------|----|
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |