Binary Arithmetic

Addition

$$6$$

$$\frac{11}{17}$$

$$\frac{22}{11} + \frac{1}{33}$$

Carry

- What happens if we run out of digits?
 - Adding two numbers each stored in 1 byte (8 bits) may produce a 9-bit result

- Added 156₁₀ + 167₁₀ and expected to get 323₁₀
- 8-bit result was 01000011₂ or 67₁₀
- Largest number we can represent in 8-bits is 255
- The "missing" or "left-over" 1 is called a carry (or carry-out)

Condition Code Flags

Current Program Status Register




Condition Code Flags

- Some instructions can optionally update the Condition Code Flags to provide information about the result of the execution of the instruction
 - e.g. whether the result of an addition was zero, or negative or whether a carry occurred

N – <u>N</u> egative	Z – <u>Z</u> ero
V – o <u>V</u> erflow	C – <u>C</u> arry

Condition Code Flags


- The Condition Code Flags (N, Z, V, C) can be optionally updated to reflect the result of an instruction
- S-bit in a machine code instruction is used to tell the processor whether the Condition Code Flags should be updated, based on the result
 - e.g. ADD instruction
 - Condition Code Flags only updated if S-bit (bit 20) is 1



 In assembly language, we cause the Condition Code Flags to be updated by appending "S" to the instruction mnemonic (e.g. ADDS, SUBS, MOVS)

Program 4.1 – Carry

- ADDS causes the Condition Code Flags to be updated
- 32-bit arithmetic
- Expected result?
- Does the result fit in 32-bits?
- Will the carry flag to be set?
- Examine flags using μVision IDE




Negative Numbers

- The following binary value is stored in memory. What does the value represent?
 - 01001101₂
- Interpretation!

• How can we represent signed values, and negative values such as -17_{10} in particular, in memory?

 How can we tell whether any given value in memory represents an unsigned value, a signed value, an ASCII character, ...


Sign-Magnitude



- Represent signed values in the range [-127 ... +127]
- Two representations of zero (+0 and -0)
- Need special way to handle signed arithmetic
- Remember: interpretation! (is it -8 or 2,147,483,656?)

Modulo-arithmetic

- A 12-hour clock is an example of modulo-12 arithmetic
- If we add 4 hours to 10 o'clock we get 2 o'clock
- If we subtract 4 from 2
 o'clock we get 10
 o'clock (not -2 o'clock!)




2's Complement

- A 4-bit number system allows us to represent 16 values
- Ignoring carries from addition gives us modulo-16 arithmetic


• and
$$-1 + 1 = 0$$

• and
$$-2 + 2 = 0$$

• and
$$-2 + 4 = 2$$



2's Complement



2's Complement

- What is the range of signed values that can be represented with 32 bits using the 2's Complement system?
- How would the values -4 and +103 be represented using a 32-bit 2's Complement system?
- How many representations for zero are there?
- How can you tell whether a value represented using a 2's Complement system is positive or negative?
- How can we change the sign of a number represented using a 2's Complement number system?

2's Complement Examples


- Represent 97₁₀ using 2'c complement
 - $97_{10} = 0110\ 0001_2$
 - Inverting gives 1001 1110₂
 - Adding 1 gives 1001 1111₂
 - Interpreted as a 2's complement integer, $1001\ 1111_2 = -97_{10}$
 - Interpreted as an unsigned integer, $1001\ 1111_2 = 159_{10}$
 - (159 + 97) mod 256 = 0

Remember: interpretation!!

 Correct interpretation is the responsibility of the programmer, not the CPU, which does not "know" whether a value 1001 1111₂ in RØ is -97₁₀ or 159₁₀

2's Complement Examples

• Adding 0110 0001₂ (+97₁₀) and 1001 1111₂ (-97₁₀)



- Ignoring the carry bit yields correct signed result of 0
- Changing sign of 1001 1111₂ (-97₁₀)
 - Invert bits and add 1 again!!
 - Inverting gives 0110 0000₂
 - Adding 1 gives 0110 0001₂ (+97₁₀)


Program 4.2 – Negate Value

- Write an assembly language program to change the sign of the value stored in r0
- Sign of a 2's Complement value can be changed by inverting the value and adding one


- Use of LDR r0, =7 to load a test value (7) into r0
- MVN instruction moves a value from one register to another register and negates (inverts) the value (note same register)
- Use of ADD with immediate constant value #1 (note syntax)

Subtraction

■ A - B




A + (TC(B))




Subtraction

■ A - B



A + (TC(B))



When performing a subtraction operation, if the <u>Carry</u> bit is set then a borrow did not occur, otherwise ...

ARM Instruction Set Reference

5

 Chapter 4 of the ARM Architecture Reference Manual (known as "ARMARM")

A4.1.3 ADD 16 15 12 11 28 27 26 25 24 23 22 21 20 19 0 0 1 0 1 0 0 8 Rn Rd shifter operand cond ADD adds two values. The first value comes from a register. The second value can be either an immediate value or a value from a register, and can be shifted before the addition. ADD can optionally update the condition code flags, based on the result. Syntax ADD{<cond>}{S} <Rd>, <Rn>, <shifter_operand> where: Is the condition under which the instruction is executed. The condition field on page A3-3. <cond>

If <cond> is omitted, the AL (always) condition is used.

Causes the S bit (bit[20]) in the instruction to be set to 1 and specifies that the instruction updates the CPSR. If S is omitted, the S bit is set to 0 and the CPSR is not changed by the instruction. Two types of CPSR update can occur when S is specified:

 If <Rd> is not R15, the N and Z flags are set according to the result of the addition, and the C and V flags are set according to whether the addition generated a carry (unsigned overflow) and a signed overflow, respectively. The rest of the CPSR is unchanged.

If he is not described and the state of the

ARM Instruction Set Reference

- ARMARM tells us how each instruction (optionally) effects the Condition Code Flags
- e.g. ADD

Operation

ARM Instruction Set Reference


• e.g. SUBtract

Zero and Negative Flags

- Zero Condition Code Flag is (optionally) set if the result of the last instruction was zero
- Negative Condition code flag is (optionally) set if the result of the last instruction was negative
 - i.e. if the Most Significant Bit (MSB) of the result was 1
- e.g. SUBtract instruction

2's Complement Examples

Add +97 and +45



- Result is 1000 1110₂ (142₁₀, or -114₁₀)
- If we were interpreting values as signed integers, we got an incorrect result
 - With 8-bits, the highest +ve integer we can represent is +127
 - We added two +ve numbers and obtained a –ve result
 - 1000 1110₂ (-114₁₀)
 - The result is outside the range of the signed number system 21

o<u>V</u>erflow

- If the result of an addition or subtraction gives a result that is outside the range of the signed number system, then an o<u>V</u>erflow has occurred
- The processor sets the o<u>V</u>erflow Condition Code Flag after performing an arithmetic operation to indicate whether an overflow has occurred

Current Program Status Register



Condition Code Flags

Carry and oVerflow

- The <u>Carry</u> and o<u>Verflow</u> flags are set by the processor using a set of rules
- Remember, the processor does not "know" whether we, as programmers, are choosing to interpret stored values as signed or unsigned values
 - e.g. we could interpret the binary value 10001110_2 as either 142_{10} (unsigned) or -114_{10} (signed)
 - we could also interpret it as the ASCII code for "A"
 - •
- The $\underline{\mathbf{C}}$ and $\underline{\mathbf{V}}$ flags are set by the processor and it is the responsibility of the programmer to choose
 - whether to interpret <u>C</u> or <u>V</u>
 - how to interpret <u>C</u> or <u>V</u>

oVerflow Rules

Addition rule (r = a + b)

$$\underline{V}$$
 = 1 if MSB(a) = MSB(b) and MSB(r) \neq MSB(a)

 i.e. o<u>V</u>erflow accurs for addition if the operands have the same sign and the result has a different sign

Subtraction rule (r = a - b)

$$\underline{V}$$
 = 1 if MSB(a) \neq MSB(b) and MSB(r) \neq MSB(a)

• i.e. o<u>V</u>erflow occurs for subtraction if the operands have different signs and the sign of the result is different from the sign of the first operand

Carry and oVerflow Examples

4	8 bits								
0	1	1	1	0	0	0	0		
1	0	1	1	0	0	0	0 +	<u>C</u> arry o V erflow	= 1 = 0
1 0	0	1	0	0	0	0	0	3 <u>-</u> 3 3	

- Signed interpretation: (+112) + (-80) = +32
- Unsigned interpretation: 112 + 176 = 288
- By examining the <u>V</u> flag, we know that if were interpreting the values as signed integers, the result is correct
- If we were interpreting the values as 8-bit unsigned values, <u>C</u> = 1 tells us that the result was too large to fit in 8-bits

Carry and oVerflow Examples

4	8 bits →								
1	0	1	1	0	0	0	0		
1	0	1	1	0	0	0	0 +	<u>C</u> arry o V erflo	= 1 w = 1
1 0	1	1	0	0	0	0	0	0 <u></u> 00	_

- Signed: (-80) + (-80) = -160
- Unsigned: 176 + 176 = 352
- By examining the V flag (V = 1), we know that if were interpreting the values as signed integers, the result is outside the range of the signed number system
- If we were interpreting the values as 8-bit unsigned values, <u>C</u> = 1 tells us that the result was too large to fit in 8-bits


Condition Code Flags - Recap



- Many instructions can optionally cause the processor to update the Condition Code Flags (N, Z, V, and C) to reflect certain properties of the result of an operation
 - Append "S" to instruction in assembly language (e.g. ADDS)
 - Set S-bit in machine code instruction
- N flag set to 1 if result is negative (if MSB is 1)
- Z flag is set to 1 if result zero (all bits are 0)
- C flag set if carry occurs (addition) or borrow does not occur (subtraction)
- ☐ **V** flag set if overflow occurs for addition or subtraction

Example: 64-bit Addition

64-bit addition on a 32-bit processor



- Split operation into two 32-bit operations
- Add lower 32 bits, followed by upper 32 bits
- Any "carry-out" from the addition of the lower 32 bits must be "carried-in" to the addition of the upper 32 bits

Program 4.3 – 64-bit Addition

- Use ADDS instruction to add lower 32 bits, causing the processor to set the <u>Carry flag if a carry-out occurs</u>
- Use ADC instruction to add upper 32 bits, plus 1 if the Carry flag was set (by the preceding ADDS instruction)

```
start
; Set some test values for A and B
             LDR
                      r2, =0x00000E44
                                                 ; Aupr
             LDR
                      r3, =0x32A84FE6
                                                 : Alwr
             LDR
                      r4, =0x00000000
                                                 ; Bupr
             I DR
                      r5, =0xF4E00322
                                                 ; Blwr
- Add A and B-
                      r0, r3, r5
                                                 ; Rlwr = Alwr + Blwr, update Cout
             ADDS
                                                   Rupr = Aupr + Blwr + Cout
             ADC
                      r1, r2, r4
stop
                      stop
             В
```

Same technique can be extended to larger values