
#### **Exceptions**

Exceptions – events outside normal flow of execution



- None of our programs so far have deviated from the fetch-decode-execute cycle
- None of our programs so far have interacted with the outside world (external devices)

### **Examples of exceptions**

- Expected events that occur at unpredictable times (with respect to the execution of our program!)
  - Mouse clicks, keyboard presses, touchscreen presses, button presses, ...
  - Receive network data, finish sending network data, ...
  - Wait for a timer to count down to zero, ...
- Unexpected events that we can try to handle
  - Eject CD, remove USB key, ...
  - Battery power low, ...
  - Loose wireless network signal, network cable unplugged, ...
  - Read from or write to invalid memory addresses
  - Attempting to execute invalid machine code
  - Reset

## **Polling or Interrupts**

- Suppose a memory location (e.g. 0xE1000000) is set to the value 1 when a push-button is pressed
- Want to write a program to take some action when the button is pressed
- Approach 1
  - keep reading 0xE1000000 until we read 0
  - do nothing between tests
- Approach 2
  - keep reading 0xE1000000 until we read 0
  - do useful things between tests
- Approach 3
  - do useful things
  - break out of F-D-E cycle when event occurs

"polling"

"interrupts"

# **ARM Exceptions**

Name	Description
Reset	Occurs at power-on or when RESET button is pressed
Undefined Instruction	Attempt to execute an invalid instruction word
Software Interrupt (SWI)	Caused programmatically by executing SWI instruction
Prefetch Abort	Attempt to fetch an instruction from an invalid address (instructions)
Data Abort	Attempt to load/store from/to an invalid address (data)
(Reserved)	
IRQ	Iterrupt ReQuest
FIQ	Fast Interrupt reQuest

When one of these executions occurs, it needs to be "handled" by an "exception handler" (like a subroutine) that takes appropriate action.

# **ARM Programmers' Model – Modes**

Processor mode		Mode number	Description		
User	usr	0b10000	Normal program execution		
FIQ	fiq	0b10001	Fast Interrupt reQuest handling (low overhead)		
IRQ	irq	0b10010	General purpose interrupt handling		
Supervisor	SVC	0b10011	Protected mode for OS (Reset / SWI)		
Abort	abt	0b10111	Prefetch / Data Abort (memory management)		
Undefined	und	0b11011	Software emulation of unimplemented instructions		
System	sys	0b11111	Privileged mode using user-mode registers (OS)		

#### **Current Program Status Register**




**Condition Code Flags** 

**Processor** Mode 5

# **ARM Programmers' Model – Registers**

**Exceptions** 



ARM Architecture Reference Manual (Issue I), Figure A2-1

#### **Exception handling sequence**


(For ARM7TDMI and all ARM versions up to v7 (Cortex))

- 1. Complete execution of current instruction
- 2. Save current state and update CPSR
  - CPSR saved to SPSR\_<mode> where <mode> will be the new processor mode while the exception is being handled
  - Switch to ARM state (clear T bit)
  - Disable IRQs (set I bit)
  - Disable FIQs (set F bit) when handling FIQs and Reset
  - Save return address (address of next instruction) in LR\_<mode>,
     where <mode> will be the new processor mode while handling the
     exception
- 3. Change PC to address of the exception handler subroutine corresponding to the exception type


- Start address for the exception hander for each exception type is fixed and well known
- Processor loads PC with this fixed, well-known address

<b>Exception Type</b>	Handler Start Address		
Reset	0x0000000		
Undefined Instruction	0x0000004		
Software Interrupt (SWI)	0x0000008		
Prefetch Abort	0x000000C		
Data Abort	0x0000010		
(Reserved)	0x0000014		
IRQ	0x0000018		
FIQ	0x000001C		

- Obviously cannot store much of a subroutine in the one word available for each exception type!!
- Instead, each of the eight words at the start of memory contains an instruction that causes a branch to the real exception handler for the exception type



- A number of ways we can branch to the start of the real exception handler ...
- A branch (B) instruction range limited to 32MB



- A MOV instruction limited to jumping to an address that can be represented as a byte shifted by an even number of bits
- An LDR instruction that loads any address from a PCrelative location in memory

```
LDR PC, [PC + offset]
```

```
AREA
                     RESET, CODE, READONLY
 Exception Vectors
 Mapped to Address 0.
 Absolute addressing mode must be used.
 Dummy Handlers are implemented as infinite loops which can be modified.
Vectors
               LDR
                       PC, Reset Addr
               LDR
                       PC, Undef Addr
               LDR
                       PC, SWI Addr
               LDR
                       PC, PAbt Addr
                                            exception vector table
               LDR
                       PC, DAbt Addr
               NOP
                       PC, [PC, #-0x0120]
               LDR
               LDR
                       PC, FIQ Addr
               DCD
Reset Addr
                       Reset Handler
Undef Addr
               DCD
                       Undef Handler
                                            addresses of real
                       SWI Handler
SWI Addr
               DCD
                       PAbt Handler
PAbt Addr
               DCD
                                            exception handlers
DAbt Addr
               DCD
                       DAbt Handler
               DCD
                                            ("literal pool")
               DCD
FIQ Addr
               DCD
                       FIQ Handler
```

```
Undef_Handler
Undef Handler
SWI Handler
                      SWI Handler
PAbt Handler
                      PAbt Handler
                                      dummy default
DAbt Handler
                      DAbt Handler
                      IRQ Handler
IRQ Handler
                                      exception handlers
FIQ Handler
                      FIQ Handler
: Reset Handler
               EXPORT
                      Reset_Handler
                                                  real reset handler
Reset Handler
               < reset handler code goes here >
```

- IRQ handler address is specified differently
- FIQ is a special case designed to reduce overheads and allow faster exception handling

#### **Exception priorities**

- Multiple exceptions can happen at the same time
- or, an exception might happen while another exception is already being handled
- Exceptions are prioritised

Exception Type	Priority	
Reset	Highest	
Data Abort		
FIQ		
IRQ		
Prefetch Abort		
Software Interrupt (SWI)		
Undefined Instruction	Lowest	

 Lower priority exceptions are only handled after the handler for higher priority exceptions has completed

#### **Example: reset exceptions**

- Begin fetch from 0x00000000 when processor is powered or reset, causing execution of reset handler
- Reset handler can
  - Set up exception vectors to override defaults
  - Initialise memory controller for memory devices
  - Initialise stacks (SPs) for each processor mode
  - Initialise I/O devices
  - Initialise peripheral devices, including clocks
  - Enable interrupts
  - Change the processor mode
  - Branch to a start-up program

# **Example: undefined instruction exceptions**

- ARM instructions are 32-bits long
  - 2<sup>32</sup> possible instruction words
  - not all instruction words are valid
  - invalid instructions raise undefined instruction exceptions
- Take advantage of this to extend the instruction with our own instructions
  - Instruction operation must be implemented in software
  - When the processor attempts to execute it, an undefined instruction exception is raised
  - Undefined instruction exception handler is executed
  - We provide our own undefined instruction exception handler to decode the instruction and implement the desired operation

# **Example: Undefined POWER instruction**

- Provide a POWER instruction to compute x<sup>y</sup>
- Define our instruction template

#### **POWER instruction**

cond 0111 1111	opcode Rn	Rd	1111	Rm	
----------------	-----------	----	------	----	--

- Write our Undefined exception handler
- Set up the vector table
- Test the instruction

```
Undefined exception handler
UndefHandler
                     sp!, {r0-r12, LR}
            STMFD
                                                  ; save registers
                                                  ; load undefinied instruction
            LDR
                     r4, [lr, #-4]
            BIC
                     r5, r4, #0xFFF0FFF
                                                  ; clear all but opcode bits
                                                  ; check for undefined opcode 0x1
            TEQ
                     r5, #0x00010000
                     endif1
            BNE
                                                  ; if (power instruction) {
            BIC
                     r5, r4, #0xFFFFFF6
                                                    isolate Rm register number
                                                  ; isolate Rn register number
            BIC
                     r6, r4, #0xFFFF0FFF
                     r6, r6, LSR #12
            MOV
            BIC
                     r7, r4, #0xFFFFF0FF
                                                     isolate Rd register number
            MOV
                     r7, r7, LSR #8
                     r1, [sp, r5, LSL #2]
                                                  ; grab saved Rm off stack
            LDR
                     r2, [sp, r6, LSL #2]
                                                  ; grab saved Rn off stack
            LDR
            BL
                                                  ; call pow subroutine
                     power
                                                  ; save result over saved Rd
            STR
                     r0, [sp, r7, LSL #2]
endif1
                     sp!, {r0-r12, PC}^
                                                  ; restore register and CPSR
            LDMFD
```

**Exceptions** 

```
AREA
                   Undef, CODE, READONLY
           IMPORT
                   main
           EXPORT start
start
           LDR
                   r4, =0x40000024 ; 0x40000024 is mapped to 0x00000024
           LDR
                   r5, =UndefHandler; Address of new undefined handler
                                 ; Store new undef handler address
           STR
                   r5, [r4]
           : Test our new instruction
           LDR r4, =3
                                 ; test 3^4
           LDR r5, =4
           ; This is our undefinied unstruction opcode
                                 ; POW r0, r4, r5 (r0 = r4 ^ r5)
           DCD
                  0x77F150F4
           : R0 should be 81
stop
                   stop
```

**Exceptions** 

```
power subroutine
; Computes x^y
 paramaters: r0: result (variable)
            r1: x (value)
            r2: y (value)
power
                   sp!, {r1-r2,lr} ; save registers
           STMFD
                                              ; if (y = 0)
                    r2, #0
           CMP
           BNE else2
                                               : result = 1
           MOV r0, #1
                    endif2
else2
                                               ; else {
                                               ; result = x
           MOV r0, r1
           SUBS
                    r2, r2, #1
                                               y = y - 1
           BEQ
                    endif3
                                               ; if (y != 0) {
                                               ; do {
do4
           MUL r0, r1, r0
                                                result = result * x
           SUBS r2, r2, #1
                                                y = y - 1
                    do4
                                                } while (y != 0)
           BNE
endif3
endif2
           LDMFD sp!, {r1-r2, pc}; restore registers and return
```