

# Using Intel® oneAPI Toolkits with FPGAs

1

#### Course Objectives

- Learn the basics of writing Data Parallel C++ programs
- Understand the development flow for FPGAs with the Intel® oneAPI toolkits
- Gain an understanding of common optimization methods for FPGAs

#### Awareness of **Beta**

#### Intel® oneAPI Toolkits are Beta.



:

#### **COURSE AGENDA**

#### **The Basics**

The oneAPI Toolset
Introduction to Data Parallel C++
Lab: Overview of DPC++

#### Using FPGAs with the Intel® one API Toolkits

What are FPGAs and Why Should I Care About Programming Them?

Development Flow for Using FPGAs with the Intel® oneAPI Toolkits

Lab: Practice the FPGA Development Flow

#### **Optimizing Your Code for FPGAs**

Introduction to Optimizing FPGAs with the Intel oneAPI Toolkits Lab: Optimizing the Hough Transform Kernel



### Let's now look at the exact timeline for this class instance.


(So you can plan important things like lunch!)




5


THE BASICS:
THE TOOLSET

Copyright 2017s But Corporation At rightnesserved.




•





INTEL® ONEAPI PRODUCTS(BETA) **Application Workloads** Optimized Middleware & Frameworks **Intel one API Product** Distributed through a core toolkit and a complementary set of add-on Direct **API-Based** domain-specific toolkits Programming **Programming** Compatibility Analysis & tool Debug Tools Data Parallel Includes DPC++ compatibility tool for Libraries code migration along with advanced performance analysis and debug tools Low-Level Hardware Interface **XPUs** FPGA OTHERACCEL. GPU ani for more details Some capabilities may differ per architecture and custom-tuning will still be required. Other accelerators to be supported in the future. (intel) opyright © 2019, Intel Corporation. All rights reserved. Other names and brands may be daimed as the property of others.



# THE BASICS: INTRODUCTION DATA PARALLEL C++ Copyright 2-579 pared Composition. At Sighter some of Conference of Conference and Conference of Conference and Conference of Conference of

#### Section Objective

Introduce Data Parallel C++, the code structure, and key concepts to get you writing code quickly!

Optimization Notice
Copyright © 2019, Intel Corporation. All rights reserved.
\*Other names and brands may be daimed as the property of others.

. Copyright © 2019, Intel Corporation. All rights reserved. \*Other names and brands may be daimed as the property of others.



14

#### DATA PARALLEL C++ KEY CONCEPTS

intel 15

#### WHAT IS DATA PARALLEL C++?

#### Data Parallel C++

= C++ and SYCL\* standard and extensions

#### Based on modern C++

C++ productivity benefits and familiar constructs

#### Standards-based, cross-architecture

Incorporates the SYCL standard for data parallelism and heterogeneous programming

Uptimization. Notice
Copyright © 2019, Intel Corporation. All rights reserved.
\*Other names and brands may be daimed as the property of others.



16

16

#### DPC++ EXTENDS SYCL 1.2.1

#### **Enhance Productivity**

- Simple things should be simple to express
- · Reduce verbosity and programmer burden

#### **Enhance Performance**

- · Give programmers control over program execution
- · Enable hardware-specific features


#### DPC++: Fast-moving open collaboration feeding into the SYCL\* standard

- · Open source implementation with goal of upstream LLVM
- DPC++ extensions aim to become core SYCL\*, or Khronos\* extensions

ptimization Notice

. Copyright © 2019, Intel Corporation. All rights reserved. Other names and brands may be daimed as the property of others.






INTEL® ONEAPI DATA PARALLEL C++ COMPILER (BETA) PARALLEL PROGRAMMING PRODUCTIVITY & PERFORMANCE **OneAPI DPC++ Compiler and Runtime** Allows code reuse across hardware targets, while permitting custom tuning for a specific accelerator Open, cross-industry alternative to single architecture Clang/LLVM proprietary language DPC++ Runtime Delivers C++ productivity benefits, using common and familiar C and C++ constructs Incorporates SYCL from The Khronos Group to support data parallelism and heterogeneous programming Specialized Accelerators CPU **GPU FPGA** There will still be a need to tune for each architecture. . Opyright © 2019, Intel Corporation. All rights reserved. Other names and brands may be daimed as the property of others. (intel)

#### **DPC++ SOFTWARE MODEL**

- Details four models to employ one or more devices as an accelerator.
- Platform model Specifies the host and device(s).
  - · Host: A CPU-based system that executes the application scope and command group scope.
  - Device: An accelerator or specialized component
    - Examples include CPU, FPGA, GPU.
- Execution model Issues commands for execution on the device(s).
- Memory model Defines how the host and devices interact with memory.
- Kernel model Defines execution of code on the device(s).

Copyright © 2019, Intel Corporation. All rights reserved.
\*Other names and brands may be daimed as the property of others.





- Platform Host controlling one or more devices
- Device accelerator that can execute kernels Platform model enables:
- Enumeration of devices and device attributes
- Prioritized selection of devices for acceleration
- Fallback devices if higher priority devices fail execution

```
auto platforms = sycl::platform::get_platforms();
 for (auto &platform: platforms) {
  std::cout << "Platform: "
    << platform.get_info<sycl::info::platform::name>()
    << std::endl;
  auto devices = platform.get_devices();
  for (auto &device : devices ) {
    std::cout << " Device: "
     << device.get_info<sycl::info::device::name>()
     << std::endl;
 }
```

Platform: Intel(R) CPU Runtime for OpenCL(TM) Applications

Device: Intel(R) Core(TM) i5-8300H CPU @ 2.30GHz Platform: Intel(R) FPGA Emulation Platform for OpenCL(TM) Device: Intel(R) FPGA Emulation Device Platform: Intel(R) OpenCL HD Graphics Device: Intel(R) Gen9 HD Graphics NEO

(intel)

List platform and devices

Copyright © 2019, Intel Corporation. All rights reserved.
\*Other names and brands may be daimed as the property of others.

#### **EXECUTION MODEL**

Command group defines a set of constraints and a kernel. The handler associated with the command group is submitted to a command queue.

Queues are executed out-of-order enforcing the constraints. Constraints are communicated by employing accessors.

```
myQueue.submit([&](handler& cgh) {
        auto A = a.get access<access::mode::read>(cgh);
auto B = b.get access<access::mode::read>(cgh);
        auto C = c.get access<access::mode::discardwrite>(cgh);
        cgh.parallel for<class add1>( range<2>{N, M},
                                                                                                                        add1
             [=](id<2> index) { C[index] = A[index] + B[index]; });
                                                                                                                                                 D
});
myQueue.submit([&](handler& cgh) {
        auto A = a.get access<access::mode::read>(cgh);
auto C = c.get access<access::mode::read>(cgh);
auto D = d.get access<access::mode::write>(cgh);
                                                                                                                                           add2
        cgh.parallel for<class add2>( range<2>{P, Q},
             [=](id<2> index) { D[index] = A[index] + C[index]; });
1);
```

Copyright © 2019, Intel Corporation. All rights reserved.
\*Other names and brands may be daimed as the property of others



22

#### **MEMORY MODEL**

**Buffers** and Accessors coordinate memory between host and devices. Ensure correctness and performance.

Buffer encapsulates a 1, 2, 3-dimensional array to share between host and devices.


Member functions to obtain size, range, number of elements.

Access target specifies memory location requirement.

Private memory is determined by compiler or by employing private\_memory class.

sycl::buffer<int> a device(a.data(), a size); sycl::buffer<int> c\_device(c.data(), a\_size); d queue.submit([&](sycl::handler &cgh) { sycl::accessor<int, 1, sycl::access::mode::discard\_write, svcl::access::target::global buffer> c res(c device, cgh); sycl::accessor<int, 1, sycl::access::mode::read, sycl::access::target::constant\_buffer> a\_res(a\_device, cgh);


#### **Access Targets**





Memory Hierarchy



Copyright © 2019, Intel Corporation. All rights reserved.
\*Other names and brands may be daimed as the property of others.









#### **DEVICE**

- The device class represents the capabilities of the accelerators in a oneAPI system.
- The device class contains member functions for querying information about the device, which is useful for DPC++ programs where multiple devices are created.
- The function get\_info gives information about the device:
  - Name, vendor, and version of the device
  - The local and global work item IDs
  - Width for built in types, clock frequency, cache width and sizes, online or offline

```
queue q;
device my_device = q.get_device();
std::cout << "Device: " << my_device.get_info<info::device::name>() << std::endl;</pre>
```

(intel)

28

Copyright © 2019, Intel Corporation. All rights reserved. Other names and brands may be daimed as the property of others.

#### **DEVICE SELECTOR**

- The device\_selector class enables the runtime selection of a particular device to execute kernels based upon user-provided heuristics.
- The following code sample shows use of the standard device selectors (default\_selector, cpu\_selector, gpu\_selector...) and a derived device\_selector

```
default_selector selector;
// host_selector selector;
// cpu_selector selector;
// intel::fpga_selector selector;
// gpu_selector selector;
queue q(selector);
std::cout << "Device: " << q.get_device().get_info<info::device::name>() << std::endl;</pre>
```

Optimization Notice Copyright © 2019, Intel Corporation. All rights reserved. Other names and brands may be daimed as the property of others.



#### QUEUE


- A queue submits command groups to be executed by the SYCL runtime
- Queue is a mechanism where work is submitted to a device.
- A Queue maps to one device and multiple queues can be mapped to the same device.

```
queue q;

q.submit([&](handler& h) {
    // COMMAND GROUP CODE
});
```

30






#### Work is submitted to queues

- Each queue is associated with exactly one device (e.g. a specific GPU or FPGA)
- You can:

Copyright © 2019, Intel Corporation. All rights reserved.
\*Other names and brands may be daimed as the property of others

- · Decide which device a queue is associated with (if you want)
- · Have as many queues as desired for dispatching work in heterogeneous systems



(intel)

(intel)

#### **KERNEL**

- The kernel class encapsulates methods and data for executing code on the device when a command group is instantiated
- Kernel object is not explicitly constructed by the user
- Kernel object is constructed when a kernel dispatch function, such as parallel\_for or single\_task, is called

<u>Optimization Notice</u> opyright © 2019, Intel Corporation. All rights reserved. Other names and brands may be daimed as the property of others.



32

#### **DPC++ LANGUAGE AND RUNTIME**

- DPC++ language and runtime consists of a set of C++ classes, templates, and libraries
- Application scope and command group scope :
  - Code that executes on the host
  - The full capabilities of C++ are available at application and command group scope
- Kernel scope:
  - Code that executes on the device.
  - At kernel scope there are limitations in accepted C++

Optimization Notice
Copyright © 2019, httel Corporation. All rights reserved.
Other names and brands may be daimed as the property of others.



#### **SINGLE TASK KERNELS**

- Single-task kernels allow complex or lengthy datapaths to be built from custom hardware in FPGAs.
- Useful to offload code with dependencies that are difficult to execute in a data parallel fashion.
- Ideal for FPGAs

```
for-loop in CPU application
```

```
for(int i=0; i < 1024; i++){
    a[i] = b[i] + c[i];
});</pre>
```

Optimization Notice
Copyright © 2019, htel Corporation. All rights reserved.
"Other names and brands may be daimed as the property of others

Offload to accelerator using single\_task

```
h.single_task([=](){
   for (int i=0; i < 1024; i++) {
        A[i] = B[i] + C[i];
   }
});</pre>
```



**'**|3

#### **PARALLEL KERNELS**

- Parallel Kernels allow multiple instances of an operation to execute in parallel.
- Useful to offload parallel execution of a basic for-loop in which each iteration is completely independent and in any order.
- Parallel kernels are expressed using the parallel\_for function

for-loop in CPU application

Offload to accelerator using parallel\_for

```
for(int i=0; i < 1024; i++){
    a[i] = b[i] + c[i];
});</pre>
```



```
h.parallel_for(range<1>(1024), [=](id<1> i){
    A[i] = B[i] + C[i];
});
```

Optimization Notice
Copyright © 2019, Intel Corporation. All rights reserved.
\*Other names and brands may be daimed as the property of others.



#### **BASIC PARALLEL KERNELS**

The functionality of basic parallel kernels is exposed via range, id and item classes

- range class is used to describe the iteration space of parallel execution
- id class is used to index an individual instance of a kernel in a parallel execution
- item class represents an individual instance of a kernel function, exposes additional functions to query properties of the execution range

```
h.parallel_for(range<1>(1024), [=](id<1> idx) {
    // CODE THAT RUNS ON DEVICE
});
```

```
h.parallel_for(range<1>(1024), [=](item<1> item){
    auto idx = item.get_id();
    auto R = item.get_range();
    // CODE THAT RUNS ON DEVICE
});
```

Optimization. Notice Copyright © 2019, Intel Corporation. All rights reserved. \*Other names and brands may be daimed as the property of others.




36

#### ND\_RANGE KERNELS

Basic Parallel Kernels are easy way to parallelize a for-loop but does not allow performance optimization at hardware level.

ND-Range kernel is another way to expresses parallelism which enable low level performance tuning by providing access to local memory and mapping executions to compute units on hardware.

- The entire iteration space is divided into smaller groups called work-groups, work-items within a work-group are scheduled on a single compute unit on hardware.
- The grouping of kernel executions into work-groups will allow control of resource usage and load balance work distribution.



Ontimization Notice Copyright © 2019, Intel Corporation. All rights reserved. Other names and brands may be daimed as the property of others

(intel)

#### ND\_RANGE KERNELS

The functionality of nd\_range kernels is exposed via nd\_range and nd\_item classes

- nd\_range class represents a grouped execution range using global execution range and the local execution range of each work-group.
- nd\_item class represents an individual instance of a kernel function and allows to query for work-group range and index.

THE BUFFER MODEL

Copyright © 2019, Intel Corporation. All rights reserved.
\*Other names and brands may be daimed as the property of others.



38

38

# Buffers: Encapsulate data in a SYCL application • Across both devices and host! Accessors: Mechanism to

 Create data dependencies in the SYCL graph that order kernel executions

```
int main() {
  auto R = range<1>{ num };
                                       Buffer
 buffer<int> A{ R }, B{ R };
  queue Q;
                                     Accessor to
                                       buffer
  Q.submit([&](handler& h) {
    auto out =
        A.get access<access::mode::write>(h);
    h.parallel_for(R, [=](id<1> idx) {
      out[idx] = idx[0]; \}); \});
 Q.submit([&](handler& h) {
    auto out =
        A.get access<access::mode::write>(h);
    h.parallel_for(R, [=](id<1> idx) {
      out[idx] = idx[0]; }); });
```

access buffer data

#### **DPC++ CODE ANATOMY**

- oneAPI programs require the include of cl/sycl.hpp.
- Programs targeting FPGAs require the include of cl/sycl/intel/fpga\_extensions.hpp.
- It is recommended to employ the namespace statement to save typing repeated references into the sycl namespace

```
#include <CL/sycl.hpp>
#include <CL/sycl/intel/fpga_extensions.hpp>
using namespace sycl;
```

Optimization Notice
Copyright © 2019, Intel Corporation. All rights reserved.
'Other names and brands may be daimed as the property of others.



40

40

#### **DPC++ CODE ANATOMY**

```
void dpcpp_code(int* a, int* b, int* c) {
  // Setting up a DPC++ device queue
 queue q;
 // Setup buffers for input and output vectors
buffer<int,1> buf_a(a, range<1>(N));
  buffer<int,1> buf_b(b, range<1>(N));
  buffer<int,1> buf_c(c, range<1>(N));
  //Submit Command group function object to the queue
  q.submit([&](handler &h){
  //Create device accessors to buffers allocated in global memory
  auto A = buf_a.get_access<access::mode::read>(h);
  auto B = buf_b.get_access<access::mode::read>(h);
  auto C = buf_c.get_access<access::mode::write>(h);
  //Specify the device kernel body as a lambda function
  h.parallel_for(range<1>(N), [=](item<1> i){
    C[i] = A[i] + B[i];
    });
 });
```

Step 1: create a device queue (developer can specify a device type via device selector or use default selector)

Optimization Notice Copyright © 2019, Intel Corporation. All rights reserved. Other names and brands may be daimed as the property of others.



#### **DPC++ CODE ANATOMY**

```
void dpcpp_code(int* a, int* b, int* c) {
  // Setting up a DPC++ device queue
  queue q;
  // Setup buffers for input and output vectors
 buffer<int,1> buf_a(a, range<1>(N));
  buffer<int,1> buf_b(b, range<1>(N));
 buffer<int,1> buf_c(c, range<1>(N));
//Submit Command group function object to the queue
  q.submit([&](handler &h){
  //Create device accessors to buffers allocated in global memory
  auto A = buf_a.get_access<access::mode::read>(h);
  auto B = buf_b.get_access<access::mode::read>(h);
  auto C = buf_c.get_access<access::mode::write>(h);
  //Specify the device kernel body as a lambda function
  h.parallel_for(range<1>(N), [=](item<1> i){
    C[i] = A[i] + B[i];
    });
 });
```

Step 1: create a device queue (developer can specify a device type via device selector or use default selector) Step 2: create buffers (represent both host and device memory)

Optimization Notice
Copyright © 2019, Intel Corporation. All rights reserved.
\*Other names and brands may be daimed as the property of others



) | 42

#### **DPC++ CODE ANATOMY**

```
void dpcpp_code(int* a, int* b, int* c) {
  // Setting up a DPC++ device queue
 queue q;
  // Setup buffers for input and output vectors
 buffer<int,1> buf_a(a, range<1>(N));
 buffer<int,1> buf_b(b, range<1>(N));
 buffer<int,1> buf_c(c, range<1>(N));
  //Submit Command group function object to the queue
 q.submit([&](handler &h){
  //Create device accessors to buffers allocated in global memory
 auto A = buf_a.get_access<access::mode::read>(h);
 auto B = buf_b.get_access<access::mode::read>(h);
 auto C = buf_c.get_access<access::mode::write>(h);
  //Specify the device kernel body as a lambda function
 h.parallel_for(range<1>(N), [=](item<1> i){
    C[i] = A[i] + B[i];
    });
 });
```

Step 1: create a device queue (developer can specify a device type via device selector or use default selector) Step 2: create buffers (represent both host and device memory)

Step 3: submit a command for (asynchronous) execution

Optimization Notice
Copyright © 2019, Intel Corporation. All rights reserved.
Other names and brands may be daimed as the property of others.



#### **DPC++ CODE ANATOMY**

```
void dpcpp_code(int* a, int* b, int* c) {
  // Setting up a DPC++ device queue
 queue q;
  // Setup buffers for input and output vectors
  buffer<int,1> buf_a(a, range<1>(N));
 buffer<int,1> buf_b(b, range<1>(N));
 buffer<int,1> buf_c(c, range<1>(N));
 //Submit Command group function object to the queue
 q.submit([&](handler &h){
  //Create device accessors to buffers allocated in global memory
 auto A = buf_a.get_access<access::mode::read>(h);
 auto B = buf_b.get_access<access::mode::read>(h)
 auto C = buf_c.get_access<access::mode::write>(h);
 //Specify the device kernel body as a lambda function
 h.parallel_for(range<1>(N), [=](item<1> i){
    C[i] = A[i] + B[i];
    });
 });
```

Step 1: create a device queue (developer can specify a device type via device selector or use default selector)

Step 2: create buffers (represent both host and device memory)

Step 3: submit a command for (asynchronous) execution

Step 4: create buffer accessors to access buffer data on the device

Optimization Notice
Copyright © 2019, Intel Corporation. All rights reserved.
\*Other names and brands may be daimed as the property of others



44

#### **DPC++ CODE ANATOMY**

```
void dpcpp_code(int* a, int* b, int* c) {
 // Setting up a DPC++ device queue
 queue q;
  // Setup buffers for input and output vectors
 buffer<int,1> buf_a(a, range<1>(N));
 buffer<int,1> buf_b(b, range<1>(N));
 buffer<int,1> buf_c(c, range<1>(N));
  //Submit Command group function object to the queue
 q.submit([&](handler &h){
  //Create device accessors to buffers allocated in global memory
 auto A = buf_a.get_access<access::mode::read>(h);
 auto B = buf_b.get_access<access::mode::read>(h);
 auto C = buf_c.get_access<access::mode::write>(h);
  //Specify the device kernel body as a lambda function
 h.parallel_for(range<1>(N), [=](item<1> i){
   C[i] = A[i] + B[i];
    });
 });
```

Step 1: create a device queue (developer can specify a device type via device selector or use default selector)

Step 2: create buffers (represent both host and device memory)

Step 3: submit a command for (asynchronous) execution

Step 4: create buffer accessors to access buffer data on the device

Step 5: send a kernel (lambda) for execution

Ontimization Notice
Copyright © 2019, Intel Corporation. All rights reserved.
Other names and brands may be daimed as the property of others.



#### **DPC++ CODE ANATOMY** void dpcpp\_code(int\* a, int\* b, int\* c) { // Setting up a DPC++ device queue queue q; Step 1: create a device queue // Setup buffers for input and output vectors (developer can specify a device type via buffer<int,1> buf\_a(a, range<1>(N)); device selector or use default selector) buffer<int,1> buf\_b(b, range<1>(N)); Step 2: create buffers buffer<int,1> buf\_c(c, range<1>(N)); (represent both host and //Submit Command group function object to the queue device memory) q.submit([&](handler &h){ Step 3: submit a command for //Create device accessors to buffers allocated in global memory (asynchronous) execution auto A = buf\_a.get\_access<access::mode::read>(h); auto B = buf\_b.get\_access<access::mode::read>(h); Step 4: create buffer accessors auto C = buf\_c.get\_access<access::mode::write>(h); to access buffer data on the //Specify the device kernel body as a lambda function device h.parallel\_for(range<1>(N), [=](item<1> i){ C[i] = A[i] + B[i];Step 5: send a kernel (lambda) for }) execution }); Step 6: write a kernel Kernel invocations are Kernel is invoked for each executed in parallel element of the range Donel The results are copied to vector `c` at `buf\_c` buffer destruction Copyright © 2019, Intel Corporation. All rights reserved. \*Other names and brands may be daimed as the property of others (intel) 46

46

#### **ASYNCHRONOUS EXECUTION**

Think of a SYCL application as two parts:


- 1. Host code
- 2. The graph of kernel executions


These execute independently, except at synchronizing operations

- The host code submits work to build the graph (and can do compute work itself)
- The graph of kernel executions and data movements executes asynchronously from host code, managed by the SYCL runtime

Optimization Notice Copyright © 2019, Intel Corporation. All rights reserved. Other names and brands may be daimed as the property of others.







#### **HOST ACCESSORS**

- An accessor which uses host buffer access target
- Created outside of command group scope
- The data that this gives access to will be available on the host
- Used to synchronize the data back to the host by constructing the host accessor objects

Copyright © 2019, Intel Corporation. All rights reserved.
\*Other names and brands may be daimed as the property of others

opyright © 2019, Intel Corporation. All rights reserved.

Other names and brands may be daimed as the property of others.



51

#### SYNCHRONIZATION - HOST ACCESSOR

```
int main() {
 constexpr int N = 100;
  auto R = range<1>(N);
  std::vector<double> v(N, 10);
  queue q;
 buffer<double, 1> buf(v.data(), R);
  q.submit([&](handler& h) {
                 buf.get_access<access::mode::read_write>(h);
  auto a =
  h.parallel_for(R, [=](id<1> i) {
    a[i] -= \overline{2};
    });
 auto b = buf.get_access<access::mode::read>();
  for (int i = 0; i < N; i++)
std::cout << v[i] << "\n";
  return 0;
```

Buffer takes ownership of the data stored in vector.

Creating host accessor is a blocking call and will only return after all enqueued DPC++ kernels that modify the same buffer in any queue completes execution and the data is available to the host via this host accessor.

(intel)

#### SYNCHRONIZATION – BUFFER DESTRUCTION – A BETTER WAY

```
#include <CL/sycl.hpp>
        constexpr int N=100;
        using namespace cl::sycl;
       void dpcpp_code(std::vector<double> &v, queue &q){
             auto R = range<1>(N);
             buffer<double, 1> buf(v.data(), R);
             q.submit([&](handler& h) {
             auto a = buf.get_access<access::mode::read_write>(h);
             h.parallel_for(R, [=](id<1> i) {
                  a[i] -= 2;
                  });
             });
       }
       int main() {
            std::vector<double> v(N, 10);
             queue q;
            dpcpp_code(v,q);
             for (int i = 0; i < N; i++)
                 std::cout << v[i] << "\n";
             return 0;
       }
Copyright © 2019, Intel Corporation. All rights reserved.
*Other names and brands may be daimed as the property of others.
```

Buffer creation happens within a separate function scope.

When execution advances beyond this function scope, buffer destructor is invoked which relinguishes the ownership of data and copies back the data to the host memory.



53

#### RECAP

In this module you learned:

- 1. Important Classes for DPC++ application
- 2. Device selection and offloading kernel workloads
- 3. Basic Single-Task and Parallel Kernels
- 4. DPC++ Buffers, Accessors, and lambda code as kernel
- 5. Data Synchronization between host and device

. Copyright © 2019, Intel Corporation. All rights reserved. Other names and brands may be daimed as the property of others.



#### HANDS-ON LAB - COMPLEX NUMBER MULTIPLICATION

- In this lab we provide with the source code that computes multiplication of two complex numbers
- In this example the student will learn how to write basic DPC++ code

Optimization Notice

Copyright © 2019, Intel Corporation. All rights reserved.

\*Other names and brands may be daimed as the property of others.



55

55

# What are FPGAs and Why Should I Care About Programming Them?

A Brief Introduction

#### What is an FPGA?

# First, let's define the acronym. It's a Field Programmable Gate Array.





#### 57

#### "Field Programmable Gate Array" (FPGA)


- "Gates" refers to transistors
  - These are the tiny pieces of hardware on a chip that make up the design
- "Array" means there are many of them manufactured on the chip
  - Many = Billions
  - They are arranged into larger structures as we will see
- "Field Programmable" means the connections between the internal components are programmable after deployment

#### **FPGA = Programmable Hardware**



#### How an FPGA Becomes What You Want It To Be

The FPGA is made up of small building blocks of logic and other functions






#### 59

59

#### How an FPGA Becomes What You Want It To Be

The FPGA is made up of small building blocks of logic and other functions


■ The building blocks you choose



#### How an FPGA Becomes What You Want It To Be

The FPGA is made up of small building blocks of logic and other functions

- The building blocks you choose
- How you configure them






61

#### How an FPGA Becomes What You Want It To Be


The FPGA is made up of small building blocks of logic and other functions

- The building blocks you choose
- How you configure them
- And how you connect them

Determine what function the FPGA performs



#### Blocks Used to Build What You've Coded









63

#### Blocks Used to Build What You've Coded



#### Blocks Used to Build What You've Coded






65


Then, It's All Connected Together

Blocks are connected with custom routing determined by your code





#### What About Connecting to the Host?



#### Accelerated functions run on a PCIe attached FPGA card

The host interface is also "baked in" to the FPGA design.


This portion of the design is pre-built and not dependent on your source code.




#### Intel® FPGAs Available









## Why should I care about programming for an FPGA?

It all comes down to the advantage of custom hardware.



69

First, some impressive examples...




, -

#### **Gzip Compression**

FPGA Example included with the Intel® oneAPI Base Toolkit

Concurrent kernels for LZ77, Huffman encoding and CRC

You are encouraged to try it for yourself!




#### Code to Hardware: An Introduction



#### Intel® FPGAs

Implementing Optimized **Custom Compute** Pipelines (CCPs) synthesized from compiled code



**Custom Compute Pipeline** 




#### How Is a Pipeline Built?

#### Hardware is added for

- Computation
- Memory Loads and Stores
- Control and scheduling
  - Loops & Conditionals

```
for (int i=0; i<LIMIT; i++) {</pre>
  c[i] = a[i] + b[i];
```








#### 75


#### Connecting the Pipeline Together

- Handshaking signals for variable latency paths
- Operations with a fixed latency are clustered together
- Fixed latency operations improve
  - Area: no handshaking signals required
  - Performance: no potential stalling due to variable latencies



#### Simultaneous Independent Operations

- The compiler automatically identifies independent operations
- Simultaneous hardware is built to increase performance
- This achieves data parallelism in a manner similar to a superscalar processor
- Number of independent operations only bounded by the amount of hardware






77

## On-Chip Memories Built for Kernel Scope Variables


- Custom on-chip memory structures are built for the variables declared with the kernel scope
- Or, for memory accessors with a target of local
- Load and store units to the onchip memory will be built within the pipeline

```
//kernel scope
cgh.single_task<>([=]() {
  int arr[1024];
    ...
    arr[i] = ...; //store to memory
    ...
    ... = arr[j] //load from memory
    ...
} //end kernel scope
```



#### Pipeline Parallelism for Single Work-Item Kernels

- Single work-item kernels almost always contain an outer loop
- Work executing in multiple stages of the pipeline is called "pipeline parallelism"
- Pipelines from real-world code are normally hundreds of stages long
- Your job is to keep the data flowing efficiently





Dependencies Within the Single


Work-Item Kernel When a dependency in a single

work-item kernel can be resolved by creating a path within the pipeline, the compiler will build that in.

```
handle.single_task<>([=]() {
  int b = 0;
  for (int i=0; i<LIMIT; i++) {</pre>
    b += a[i];
});
```

## **Key Concept**


Custom built-in dependencies make FPGAs powerful for many algorithms



#### How Do I Use Tasks and Still Get Data Parallelism?

The most common technique is to unroll your loops

```
handle.single_task<>([=]() {
    ... //accessor setup
    #pragma unroll
    for (int i=1; i<3; i++) {
        c[i] += a[i] + b[i];
    }
});</pre>
```





81


81

## Unrolled Loops Still Get Pipelined

The compiler will still pipeline an unrolled loop, combining the two techniques

 A fully unrolled loop will not be pipelined since all iterations will kick off at once

```
handle.single_task<>([=]() {
    ... //accessor setup
    #pragma unroll 3
    for (int i=1; i<9; i++) {
        c[i] += a[i] + b[i];
    }
});</pre>
```






#### What About Task Parallelism?

## FPGAs can run more than one kernel at a time

 The limit to how many independent kernels can run is the amount of resources available to build the kernels

## Data can be passed between kernels using pipes

 Another great FPGA feature explained in the Intel® oneAPI DPC++ FPGA Optimization Guide Representation of Gzip FPGA example included with the Intel one API Base Toolkit





Yes, no problem,

83


83

#### So, Can We Build These? Parallel Kernels

Kernels launched parallel\_for() or parallel\_for\_work\_group()

```
and you will learn
...//application scope
                                                                              to code them!
queue.submit([&](handler &cgh) {
                                                                            But, tasks usually
 auto A = A_buf.get_access<access::mode::read>(cgh);
 auto B = B_buf.get_access<access::mode::read>(cgh);
                                                                            imply more optimal
 auto C = C_buf.get_access<access::mode::write>(cgh);
                                                                           pipeline structures.
 cgh.parallel_for<class VectorAdd>(num_items, [=](id<1> wiID) {
     c[wiID] = a[wiID] + b[wiID];
                                                                                 The loop
  });
                                                                             optimizations are
                                                                            limited for parallel
});
                                                                                 kernels.
...//application scope
```

# Development Flow for Using FPGAs with the Intel® oneAPI Toolkits



#### Installing oneAPI

- Get started by visiting the Intel® Software Developer Zone page for the Intel® oneAPI Toolkits
  - https://software.intel.com/en-us/oneapi
- Get the Intel® oneAPI Base Toolkit for Linux\*
  - Supports compiles for emulation and the optimization report
- Install the Intel FPGA Add-on for oneAPI Base Toolkit
  - Needed for compiles to FPGA hardware
  - Contains Intel® Quartus® Prime software "under the hood," be sure to comply to required versions of operating system



## Or, Skip the Setup and Use the Intel DevCloud!


#### Sign up here:

- https://software.intel.com/devcloud/
  - Nodes with cards installed in the group fpga runtime
  - Nodes with extra memory for full FPGA compiles in the group fpga\_compile






#### FPGA Development Flow with oneAPI




89

#### Anatomy of a Compiler Command Targeting FPGAs



#### **Emulation**





91

#### **Emulation**

- Quickly generate x86 executables that represent the kernel
- Debug support for
  - Standard DPC++ syntax, channels, print statements

dpcpp -fintelfpga <source\_file>.cpp -DFPGA\_EMULATOR





#### Explicit Selection of Emulation Device

dpcpp -fintelfpga <source\_file>.cpp -DFPGA\_EMULATOR

- Declare the device\_selector as type cl::sycl::intel::fpga\_emulator
- Include fpga\_extensions.hpp
- Include –DFPGA\_EMULATOR in your compilation command

```
#include <CL/sycl/intel/fpga_extensions.hpp>
using namespace cl::sycl;
...
#ifdef FPGA_EMULATOR
   intel::fpga_emulator_selector device_selector;
#else
   intel::fpga_selector device_selector;
#endif
queue deviceQueue(device_selector);
...
```



93

93

#### Using the Static Optimization Report



#### Compiling to Produce an Optimization Report

Two Step Method:

dpcpp -fintelfpga <source\_file>.cpp -c -o <file\_name>.o
dpcpp -fintelfpga <file\_name>.o -fsycl-link -Xshardware

One Step Method:

dpcpp -fintelfpga <source\_file>.cpp -fsycl-link -Xshardware

The default value for -fsycl-link is -fsycl-link=early which produces an early image object file and report

A report showing optimization, area, and architectural information will be produced in <file\_name>.prj/reports/

We will discuss more about the report later



95

#### FPGA Bitstream Compilation

Check Runtime Behavior

Check what you can't check during static analysis

#### Compile to FPGA Executable with Profiler Enabled

#### Two Step Method:

```
dpcpp -fintelfpga <source_file>.cpp -c -o <file_name>.o
dpcpp -fintelfpga <file_name>.o -Xshardware -Xsprofile
```

#### One Step Method:

dpcpp -fintelfpga <source\_file>.cpp -Xshardware -Xsprofile

The profiler will be instrumented within the image and you will be able to run the executable to return information to import into Intel® Vtune Amplifier.

To compile to FPGA executable without profiler, leave off –Xsprofile.



97

97

#### Compiling FPGA Device Separately and Linking

- In the default case, the DPC++ Compiler handles generating the host executable, device image, and final executable
- It is sometimes desirable to compile the host and device separately so changes in the host code do not trigger a long compile





#### References and Resources

- Website hub for using FPGAs with oneAPI
  - https://software.intel.com/content/www/us/en/develop/tools/oneapi/components/fpga.
     html
- Intel® oneAPI Programming Guide
  - https://software.intel.com/content/www/us/en/develop/download/intel-oneapiprogramming-guide.html
- Intel® oneAPI DPC++ FPGA Optimization Guide
  - https://software.intel.com/content/www/us/en/develop/download/oneapi-fpgaoptimization-guide.html
- FPGA Tutorials GitHub
  - https://github.com/intel/BaseKit-code-samples/tree/master/FPGATutorials



99

99

## Lab: Practice the FPGA Development Flow

(Followed by hour-long conference break)

## Introduction to Optimizing FPGAs with the Intel oneAPI Toolkits

101

#### Agenda

- Reports
- Loop Optimization
- Memory Optimization
- Other Optimization Techniques
- Lab: Optimizing the Hough Transform Kernel

## Reports



103


#### **HTML** Report

Static report showing optimization, area, and architectural information

- Automatically generated with the object file
  - Located in <file\_name>.prj\reports\report.html
- Dynamic reference information to original source code

### Optimization Report - Throughput Analysis

- Loops Analysis and Fmax II sections
- Actionable feedback on pipeline status of loops
- Show estimated Fmax of each loop






105

#### Optimization Report - Area Analysis


Generate detailed estimated area utilization report of kernel scope code

- Detailed breakdown of resources by system blocks
- Provides architectural details of HW
  - Suggestions to resolve inefficiencies



#### Optimization Report - Graph Viewer

- The system view of the **Graph Viewer shows** following types of connections
  - Control
  - Memory, if your design has global or local memory
  - Pipes, if your design uses pipes





107

#### Optimization Report - Schedule Viewer


Schedule in clock cycles for different blocks in your code



#### HTML Kernel Memory Viewer

Helps you identify data movement bottlenecks in your kernel design. Illustrates:

- Memory replication
- Banking
- Implemented arbitration
- Read/write capabilities of each memory port






109

#### **Profiler**

- Inserts counters and profiling logic into the HW design
- Dynamically reports the performance of kernels
- Enable using the -Xsprofile option with dpcpp



#### Collecting Profiling Data

Run the executable that integrates the kernel with the profiler using

aocl profile -s <path/to/source>.source /path/to/host-executable

- A profile.json file will be produced
- Import the profile.json file into the Intel® Vtune™ Profiler



111

#### Importing Profile Data into Intel® Vtune™ Profiler

- Place the collect profile.json file in a folder by itself
- Open the Intel Vtune Profiler using the command vtune-gui
- Press the Import button at the top of the GUI



- Select Import raw trace data
- Navigate to the folder in the file browser (do not click into folder), and Open
- Click the Blue Import button in the GUI

## Loop Optimization



#### Types of Kernels (Review)

- There are two types of kernels in Data Parallel C++
  - Single work-item
  - Parallel
- For FPGAs, the compiler will automatically detect the kind of kernel input
- Loop analysis will only be done for single work-item kernels
- Most loop optimizations will only apply to single work-item kernels
- Most optimized FPGA kernels are single work-item kernels

#### Single Work-Item Kernels

- Single work items kernels are kernels that contain no reference to the work item ID
- Usually launched with the group handler member function single task()
  - Or, launched with other functions without a reference to the work item ID (implying a work group size
- Almost always contain an outer loop.

```
...//application scope
queue.submit([&](handler &cgh) {
 auto A = A_buf.get_access<access::mode::read>(cgh);
 auto B = B_buf.get_access<access::mode::read>(cgh);
 auto C = C_buf.get_access<access::mode::write>(cgh);
 cgh.single_task<class swi_add>([=]() {
   for (unsigned i = 0; i < 128; i++) {
     c[i] = a[i] + b[i];
  });
});
...//application scope
```



115

#### As a Reminder - Parallel Kernels


- Kernels launched with the command group handler member function parallel\_for() or parallel\_for\_work\_group() with a NDRange/work-group size of >1.
- Much of this section will not apply to parallel kernels

```
...//application scope
queue.submit([&](handler &cgh) {
 auto A = A_buf.get_access<access::mode::read>(cgh);
 auto B = B_buf.get_access<access::mode::read>(cgh);
 auto C = C_buf.get_access<access::mode::write>(cgh);
 cgh.parallel_for<class VectorAdd>(num_items, [=](id<1> wiID) {
      c[wiID] = a[wiID] + b[wiID];
   });
});
...//application scope
```

#### **Understanding Initiation Interval**

- dpcpp will infer pipelined parallel execution across loop iterations
  - Different stages of pipeline will ideally contain different loop iterations
- Best case is that a new piece of data enters the pipeline each clock cycle

```
cgh.single_task<class swi_add>([=]() {
    for (unsigned i = 0; i < 128; i++) {
      c[i] = a[i] + b[i];
   });
```






## **Understanding Initiation Interval**

- dpcpp will infer pipelined parallel execution across loop iterations
  - Different stages of pipeline will ideally contain different loop iterations
- Best case is that a new piece of data enters the pipeline each clock cycle

```
cgh.single_task<class swi_add>([=]() {
    for (unsigned i = 0; i < 128; i++) {
      c[i] = a[i] + b[i];
   });
```






#### Understanding Initiation Interval

- dpcpp will infer pipelined parallel execution across loop iterations
  - Different stages of pipeline will ideally contain different loop iterations
- Best case is that a new piece of data enters the pipeline each clock cycle

```
cgh.single_task<class swi_add>([=]() {
    for (unsigned i = 0; i < 128; i++) {
      c[i] = a[i] + b[i];
   });
```





119

#### Loop Pipelining vs Serial Execution

Serial execution is the worst case. One iteration needs to complete fully before a new piece of data enters the pipeline.








#### In-Between Scenario


- Sometimes you must wait more than one clock cycle to input more data
- Because dependencies can't resolve fast enough
- How long you have to wait is called Initiation Interval or II
- Total number of cycles to run kernel is about (loop iterations)\*II
  - (neglects initial latency)
- Minimizing II is key to performance





## Why Could This Happen?

- Memory Dependency
  - Kernel cannot retrieve data fast enough from memory



Report: fpga\_970fa3 - Mozilla Firefox

Value must be retrieved from global memory and incremented

> const::Hough\_transform\_kernel.B5: Compiler failed to schedule this loop with smaller II due to memory dependency From: Load Operation (hough\_transform.cpp: 107)
>  To: Store Operation (hough\_transform.cpp: 107)
>  Compiler falled to schedule this loop with smaller II due to memory dependent. • From: Load Operation (hough\_transform.cpp: 106 > accessor.hpp: 928)



#### What Can You Do? Use Local Memory

Transfer global memory contents to local memory before operating on the data

```
constexpr int N = 128;
queue.submit([&](handler &cgh) {
 auto A =
   A_buf.get_access<access::mode::read_write>(cgh);
 cgh.single_task<class unoptimized>([=]() {
   for (unsigned i = 0; i < N; i++)
     A[N-i] = A[i];
 });
                             Non-optimized
});
```

```
constexpr int N = 128;
queue.submit([&](handler &cgh) {
  auto A =
   A buf.get access<access::mode::read write>(cgh);
 cgh.single_task<class optimized>([=]() {
   int B[N];
   for (unsigned i = 0; i < N; i++)
      B[i] = A[i];
   for (unsigned i = 0; i < N; i++)
      B[N-i] = B[i];
   for (unsigned i = 0; i < N; i++)
     A[i] = B[i];
 });
                                  Optimized
});
```



123

#### What Can You Do? Tell the Compiler About Independence

- [[intelfpga::ivdep]]
  - Dependencies ignored for all accesses to memory arrays


```
[[intelfpga::ivdep]]
for (unsigned i = 1; i < N; i++) {
                                              Dependency ignored for A and B array
         A[i] = A[i - X[i]];

B[i] = B[i - Y[i]];
```

- [[intelfpga::ivdep(array name)]]
  - Dependency ignored for only array\_name accesses

```
[[intelfpga::ivdep(A)]]
for (unsigned i = 1; i < N; i++) {
                                        Dependency ignored for A array
        A[i] = A[i - X[i]];
                                        Dependency for B still enforced
        B[i] = B[i - Y[i]];
```

#### Why Else Could This Happen?





#### 125

#### What Can You Do?

- Do a simpler calculation
- Pre-calculate some of the operations on the host
- Use a simpler type
- Use floating point optimizations (discussed later)
- Advanced technique: Increase time (pipeline stages) between start of calculation and when you use answer
  - See the "Relax Loop-Carried Dependency" in the Optimization Guide for more information




#### How Else to Optimize a Loop? Loop Unrolling

The compiler will still pipeline an unrolled loop, combining the two techniques

> A fully unrolled loop will not be pipelined since all iterations will kick off at once

```
handle.single_task<>([=]() {
  ... //accessor setup
  #pragma unroll 3
  for (int i=1; i<9; i++) {
    c[i] += a[i] + b[i];
});
```





128

#### **Fmax**


- The clock frequency the FPGA will be clocked at depends on what hardware your kernel compiles into
- More complicated hardware cannot run as fast
- The whole kernel will have one clock
- The compiler's heuristic is to sacrifice clock frequency to get a higher II

A slow operation can slow down your entire kernel by lowering the clock frequency

#### How Can You Tell This Is a Problem?

Fmax II report tells you the target frequency for each loop in your code.

```
cgh.single_task<example>([=]() {
 int res = N;
 #pragma unroll 8
 for (int i = 0; i < N; i++) {
   res += 1;
   res ^= i;
 acc data[0]
});
```





130

#### What Can You Do?

- Make the calculation simpler
- Tell the compiler you'd like to change the trade off between II and Fmax
  - Attribute placed on the line before the loop
  - Set to a higher II than what the loop currently has

```
[[intelfpga::ii(n)]]
```

#### Area

The compiler sacrifices area in order to improve loop performance. What if you would like to save on the area in some parts of your design?

- Give up II for less area
  - Set the II higher than what compiler result is

```
[[intelfpga::ii(n)]]
```

- Give up loop throughput for area
  - Compiler increases loop concurrency to achieve greater throughput
  - Set the max\_concurrency value lower than what the compiler result is

```
[[intelfpga::max_concurrency(n)]]
```






132

## **Memory Optimization**

### Memory Model

- Private Memory
  - On-chip memory, unique to workitem These are the same
- Local Memory
  - On-chip memory, shared within workgroup
- Global Memory
  - Visible to all workgroups







134

### Understanding Board Memory Resources

for single\_task

kernels

Memory Type	Physical Implementation	Latency for random access (clock cycles)		Throughput (GB/s)	Capacity (MB)	
Global	DDR		240		34.133	8000
Local	On-chip RAM		2		~8000	66
Private	On-chip RAM / Registers		2/1		~240	0.2

Key takeaway: many times the solution for a bottleneck caused by slow memory access will be to use local memory instead of global



#### Global Memory Access is Slow – What to Do? (4)

We've seen this before... This will appear as a memory dependency problem

Transfer global memory contents to local memory before operating on the data

```
constexpr int N = 128;
queue.submit([&](handler &cgh) {
 auto A =
   A_buf.get_access<access::mode::read_write>(cgh);
 cgh.single_task<class unoptimized>([=]() {
   for (unsigned i = 0; i < N; i++)
     A[N-i] = A[i];
 });
                             Non-optimized
});
```

```
constexpr int N = 128;
queue.submit([&](handler &cgh) {
 auto A =
   A_buf.get_access<access::mode::read_write>(cgh);
 cgh.single_task<class optimized>([=]() {
   int B[N];
   for (unsigned i = 0; i < N; i++)
      B[i] = A[i];
   for (unsigned i = 0; i < N; i++)
     B[N-i] = B[i];
   for (unsigned i = 0; i < N; i++)
     A[i] = B[i];
                                  Optimized
});
```



#### 137

#### Local Memory Considerations for Parallel Kernels

- Declaring a variable in the kernel scope creates a private memory space
  - Always works with single work-item kernels because there's just 1 work item
- Visibility between work-items is a concern in parallel kernels
- 2 ways to create local memory that work-items in a workgroup can share

#### Creating Local Memory for Parallel Kernels

By creating an accessor with the access::target::local target

No buffer argument because host cannot access it

No way to size the memory, it will be the default size of 16kB always

```
accessor <int, 1,
 sycl::access::mode::read_write,
 sycl::access::target::local>
 local_mem(sycl::range<1>(wgroup_size), cgh);
```

Use the parallel for work group function to launch the kernel (this is still somewhat experimental)

```
cgh.parallel_for_work_group<class myKernel>(
range<1>(8), range<1>(8), [=](group<1> myGroup)
 //Code for work-group
 //This variable is shared between work-items
 //This variable can be sized
 int myLocal[8];
```




#### Local Memory Bottlenecks

If more load and store points want to access the local memory than there are ports available, arbiters will be added

These can stall, so are a potential bottleneck

Show up in red in the Memory Viewer section of the optimization report



#### **Local Memory Bottlenecks**




Natively, the memory architecture has 2 ports

The compiler optimizes memory accesses to map to these without arbitration Your job is to write code the compiler can optimize



141

#### Double-Pumped Memory Example



#### Local Memory Replication Example

```
//kernel scope
    int array[1024];
    int res = 0;
 (ST) array[ind1] = val;
    #pragma unroll
    for (int i = 0; i < 9; i++)
         res += array[ind2+i];
    calc = res;
```

Turn 4 ports of double-pumped memory to unlimited ports Drawbacks: logic resources, stores must go to each replication



⇒(R)

→(R)

→R

--->(R)

→R

→ R


→R →R

→R


→w

(LD)—

(LD)-



#### **Banking**



145

#### Attributes for Local Memory Optimization

Note: Let the compiler try on it's own first. It's very good at inferring an optimal structure!


Attribute	Usage		
numbanks	[[intelfpga::numbanks(N)]]		
bankwidth	[[intelfpga::bankwidth(N)]]		
singlepump	[[intelfpga::singlepump]]		
doublepump	[[intelfpga::doublepump]]		
max_replicates	[[intelfpga::max_replicates(N)]]		
simple_dual_port	[[intelfpga::simple_dual_port]]		

Note: This is not a comprehensive list. Consult the Optimization Guide for more.



#### Pipes – Element the Need for Some Memory

Create custom direct point-to-point communication between **CCPs** with Pipes





147

#### Task Parallelism By Using Pipes

Launch separate kernels simultaneously Achieve synchronization and data sharing using pipes

Make better use of your hardware

```
Kernel 1
                                          Kernel 2
for(i=0..N) {
                                for(i=0..N) {
                                   y = mypipe::read();
   mypipe::write(x);
                                }
}
```

## Other Optimization Techniques



149

#### Avoid Expensive Functions

- Expensive functions take a lot of hardware and run slow
- Examples
  - Integer division and modulo (remainder) operators
  - Most floating-point operations except addition, multiplication, absolution, and comparison
  - Atomic functions

#### Inexpensive Functions

- Use instead of expensive functions whenever possible
  - Minimal effects on kernel performance
  - Consumes minimal hardware
- Examples
  - Binary logic operations such as AND, NAND, OR, NOR, XOR, and XNOR
  - Logical operations with one constant argument
  - Shift by constant
  - Integer multiplication and division by a constant that is to the power of 2
  - Bit swapping (Endian adjustment)





151

#### Use Least-"Expensive" Data Type

- Understand cost of each data type in latency and logic usage
  - Logic usage may be > 4x for double vs. float operations
  - Latency may be much larger for float and double operations compared to fixed point types
- Measure or restrict the range and precision (if possible)
  - Be familiar with the width, range and precision of data types
  - Use half or single precision instead of double (default)
  - Use fixed point instead of floating point
  - Don't use float if short is sufficient



#### Floating-Point Optimizations

- Apply to half, float and double data types
- Optimizations will cause small differences in floating-point results
  - Not IEEE Standard for Floating-Point Arithmetic (IEEE 754-2008) compliant
- Floating-point optimizations:
  - Tree Balancing
  - Reducing Rounding Operations



153

#### Tree-Balancing

- Floating-point operations are not associative
  - Rounding after each operation affects the outcome
  - ie. ((a+b) + c) != (a+(b+c))
- By default the compiler doesn't reorder floating-point operations
  - May creates an imbalance in a pipeline, costs latency and possibly area
- Manually enable compiler to balance operations
  - For example, create a tree of floating-point additions in SGEMM, rather than a chain
  - Use -Xsfp-relaxed=true flag when calling dpcpp



#### Rounding Operations

- For a series of floating-point operations, IEEE 754 require multiple rounding operation
- Rounding can require significant amount of hardware resources
- Fused floating-point operation
  - Perform only one round at the end of the tree of the floating-point operations
  - Other processor architectures support certain fused instructions such as fused multiply and accumulate (FMAC)
  - Any combination of floating-point operators can be fused
- Use dpcpp compiler switch -Xsfpc



155

## References and Resources

#### References and Resources

- Website hub for using FPGAs with oneAPI
  - https://software.intel.com/content/www/us/en/develop/tools/oneapi/components/fpga. html
- Intel® oneAPI Programming Guide
  - https://software.intel.com/content/www/us/en/develop/download/intel-oneapiprogramming-guide.html
- Intel® oneAPI DPC++ FPGA Optimization Guide
  - https://software.intel.com/content/www/us/en/develop/download/oneapi-fpgaoptimization-quide.html
- FPGA Tutorials GitHub
  - https://github.com/intel/BaseKit-code-samples/tree/master/FPGATutorials





157

#### **Upcoming Training**

These online trainings are being developed throughout 2020

- Converting OpenCL Code to DPC++
- Loop Optimization for FPGAs with Intel oneAPI Toolkits
- Memory Optimization for FPGAs with Intel oneAPI Toolkits

...and others!



## Lab: Optimizing the Hough Transform Kernel

159

#### Legal Disclaimers/Acknowledgements

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. Check with your system manufacturer or retailer or learn more at www.intel.com.

Intel, the Intel logo, Intel Inside, the Intel Inside logo, MAX, Stratix, Cyclone, Arria, Quartus, HyperFlex, Intel Atom, Intel Xeon and Enpirion are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

OpenCL is the trademark of Apple Inc. used by permission by Khronos

\*Other names and brands may be claimed as the property of others

© Intel Corporation



#### **NOTICES & DISCLAIMERS**

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.

The products and services described may contain defects or errors known as errata which may cause deviations from published specifications. Current characterized errata are available on request. No product or component can be absolutely secure. Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <a href="https://www.intel.com/henrimatks">www.intel.com/henrimatks</a>.

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTU AL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Copyright ©, Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, Core, VTune, and OpenVINO are trademarks of Intel Corporation or its subsidiaries in the U.S. and other countries.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessors-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

Optimization Notice

Copyright © 2019, Intel Corporation. All rights reserved.
\*Other names and brands may be daimed as the property of others.



161

