COMPUTER ORGANISATIONAL AND ARCHITECTURE LABORATORY ASSIGNMENT

ASSIGNMENT - 2

Design Report

Group no - 13

Atharva Roshan Naik(18CS10067) Radhika Patwari(18CS10062)

PART 1

[Ripple Carry Adder]

Hardware Requirements:

IBUF 17 IO

OBUF 9 IO

LUT5 8 LUT

LUT6 3 LUT

LUT4 3 LUT

LUT3 1 LUT

Critical Path Delay: 4.784 ns

Obtained from setup time:

Path	Level	Route	Fanout	Fro	To:	Total	Logic	Net	Source
1	s:6	s:7	:3	m:a[sum[7	Delay:	Delay:	Delay:	clock:
				0]]	4.784	3.131	1.653	Input port
						ns	ns	ns	clock

PART 2

[Hybrid Adder]

Hardware Requirements:

IBUF 17 IO

OBUF 9 IO

LUT5 8 LUT

LUT6 3 LUT

LUT4 3 LUT

LUT3 1 LUT

Critical Path Delay: 4.766 ns

Obtained from setup time:

I	Path1	Level	Route	Fanou	From	To:	Total	Logic	Net	Source
		s:6	s:7	t:4	:cin	cout	Delay:	Delay:	Delay:	clock:
							4.766	3.113	1.653	Input port
							ns	ns	ns	clock

PART 3

[Bit Serial Adder]

Hardware Requirements:

FDRE 27 Flop & Latch

IBUF 18 IO

LUT3 15 LUT

OBUF 10 IO

LUT4 3 LUT

LUT1 2 LUT

FDSE 2 Flop & Latch

LUT6 1 LUT

LUT5 1 LUT
LUT2 1 LUT
BUFG 1 Clockp

Critical Path Delay: 3.407 ns

Obtained from setup time:

Path	Level	Route	Fanou	From:	To:	Total	Logic	Net	
1	s:3	s:3	t:6	Count_reg[0]	cout	Delay:	Delay:	Delay:	
				/C		3.407	2.553	0.854	
						ns	ns	ns	