

COMPUTER ORGANISATIONAL AND ARCHITECTURE LABORATORY ASSIGNMENT

ASSIGNMENT - 2

Design Report

Group no - 13

Atharva Roshan Naik(18CS10067)

Radhika Patwari(18CS10062)

PART 1

[Ripple Carry Adder]

Hardware Requirements:

IBUF 17 IO
OBUF 9 IO
LUT5 8 LUT
LUT6 3 LUT
LUT4 3 LUT
LUT3 1 LUT

Critical Path Delay: 4.784 ns

Obtained from setup time:

| Path | Level | Route | Fanout | From: | To: | Total | Logic | Net | Source |
|------|-------|-------|--------|--------|--------|-----------------|-----------------|-----------------|-------------------------|
| 1 | s:6 | s:7 | :3 | m:a[0] | sum[7] | Delay: 4.784 ns | Delay: 3.131 ns | Delay: 1.653 ns | clock: Input port clock |

PART 2

[Hybrid Adder]

Hardware Requirements:

IBUF 17 IO
 OBUF 9 IO
 LUT5 8 LUT
 LUT6 3 LUT
 LUT4 3 LUT
 LUT3 1 LUT

Critical Path Delay: 4.766 ns

Obtained from setup time:

| | | | | | | | | | |
|-------|--------------|--------------|----------------|--------------|-------------|--------------------------------|--------------------------------|------------------------------|---|
| Path1 | Level s:6 | Route s:7 | Fanout: t:4 | From :cin | To: cout | Total Delay: 4.766 ns | Logic Delay: 3.113 ns | Net Delay: 1.653 ns | Source clock: Input port clock |
|-------|--------------|--------------|----------------|--------------|-------------|--------------------------------|--------------------------------|------------------------------|---|

PART 3

[Bit Serial Adder]

Hardware Requirements:

FDRE 27 Flop & Latch
 IBUF 18 IO
 LUT3 15 LUT
 OBUF 10 IO
 LUT4 3 LUT
 LUT1 2 LUT
 FDSE 2 Flop & Latch
 LUT6 1 LUT

LUT5 1 LUT
LUT2 1 LUT
BUFG 1 Clockp

Critical Path Delay: 3.407 ns

Obtained from setup time:

| Path | Level | Route | Fanout | From: | To: | Total | Logic | Net | |
|------|-------|-------|--------|--------------------|------|-----------------------|-----------------------|-----------------------|--|
| 1 | s:3 | s:3 | t:6 | Count_reg[0] /C | cout | Delay: 3.407 ns | Delay: 2.553 ns | Delay: 0.854 ns | |
