6

2M ×8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tCAC	trc
KM48C2100A/AL/ALL/ASL-5	50ns	13ns	90ns
KM48C2100A/AL/ALL/ASL-6	60ns	15ns	110ns
KM48C2100A/AL/ALL/ASL-7	70ns	20ns	130ns
KM48C2100A/AL/ALL/ASL-8	80ns	20ns	150ns

- Fast Page Mode operation
- · Byte Read/Write operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+5.0V ± 10% power supply
- · 2048 cycles/32ms refresh (Normal)
- · 2048 cycles/128ms refresh (Low power & Self Ref.)
- · 2048 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM48C2100A/AL/ASL is a high speed CMOS 2,097,152 bit \times 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, minicomputers, graphics and high performance portable computers.

The KM48C2100A/AL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM48C2100A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)

	KM4	BC2	nn i	6.1/.	Δ1.1	/Δ1	1.4	ASL.
•	IN IVI4	10 L				/ AL		ASL.



KM48C2100 AT/ALT/ALLT/ASLT KM48C2100 ATR/ALTR/ALLTR/ASLTR



Vss I	28 27	0	1		V _{CC}
DQ ₈	26	J	3	F	DQ ₂
DQ ₆ [25 24		5		DQ ₃ DQ ₄
OE III	23		6 7 8		RAS
A9 [[21 20 19		9		
A7 ☐☐ A6 ☐☐ A5 ☐☐	18		10 11 12		A ₁
A ₄ [[16 15 °	0	13	þ	A ₃ Voc

Pin Name	Pin Function
A0-A10	Address Inputs
DQ1~8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	٧
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	Po	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Ground	Vss	. 0	0	0	. V
Input High Voltage	ViH	2.4	_	Vcc + 1	٧
Input Low Voltage	VIL	-1.0	_	0.8	٧

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Parameter					
Operating Current* (RAS and CAS Cycling @tac=min.)	KM48C2100A/AL/ALL/ASL-5 KM48C2100A/AL/ALL/ASL-6 KM48C2100A/AL/ALL/ASL-7 KM48C2100A/AL/ALL/ASL-8	lcc1	-	110 100 90 80	mA mA mA mA	
Standby Current (RAS=CAS=W=ViH)	ICC2	-	2 1 1 1	mA mA mA mA		
RAS-Only Refresh Current* (CAS=ViH, RAS Cycling @ tac=min.)	KM48C2100A/AL/ASL-5 KM48C2100A/AL/ASL-6 KM48C2100A/AL/ASL-7 KM48C2100A/AL/ASL-8	lcc3	-	110 100 90 80	mA mA mA mA	
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling ⊚ tpc=min.)	KM48C2100A/AL/ALL/ASL-5 KM48C2100A/AL/ALL/ASL-6			90 80 70 60	mA mA mA mA	
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM48C2100A KM48C2100AL KM48C2100ALL KM48C2100ASL	ICC5	-	1 300 200 200	mA μA μA μA	
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ tac=min.)	KM48C2100ASL KM48C2100A/AL/ALL/ASL-5 KM48C2100A/AL/ALL/ASL-5 KM48C2100A/AL/ALL/ASL-6 KM48C2100A/AL/ASL-6 KM48C2100A/ASL-6 KM48C210A/ASL-6 KM48C210A/		-	110 100 90 80	mA mA mA	
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(Vi+)=Vcc-0.2V Input Low Voltage(Vi+)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DIN=Don't Care TRC=62.5µS(L-Ver.) 125µS(SL-Ver.), TRAS ≤ 300ns	KM48C2100AL KM48C2100ASL	lcc7	_	400 300	μ Α μ Α	



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	,	Symbol	Min	Max	Units
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A10=Vcc-0.2V or 0.2V DQ1-DQ8=Vcc-0.2V, 0.2V or Open	KM48C2100ALL	locs	-	300	μА
Input Leakage Current (Any input $0 \le V$ IN $\le V$ CC+0.5V, all other pins not the content of the	under test=0 volts.)	h(L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)		lo(L)	-10	10	μA
Output High Voltage Level (Ioн=-5mA)		Voн	2.4	-	V
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	V

^{*}NOTE: Icc1, Icc3, Icc3 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A10)	CIN1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	Cin2	-	7	<u>.</u> pF
Input Capacitance (DQ1-DQ8)	CDQ	_	7	ρF

AC CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, Vcc=5.0V±10%, See notes 1,2)

Parameter	Symbol		- 5	- 6		- 7		- 8			
T di billetei	Зульон	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac .		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15	-	20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcız	0		0		0		0		ns	3
Output buffer turn-off delay	toff	0	13	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	tre	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20	· -	20		ns	
CAS hold time	tcsH	50		60		70		80		ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trco	20	37	20	45	20	50	20	60	ns	. 4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5		ns	
Row address set-up time	tasr	0		0		0		0		ns	

AC CHARACTERISTICS (Continued)

_			- 5		- 6		- 7		- 8		N1.1
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	10		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	tral.	25		30		35		40		ns	
Read command set-up time	trics	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	. 0		0		0		0		ns	9
Read command hold time referenced to RAS	tarh	0		0		0		0		ns	
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcn	40		45		55		- 60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwl	15		15		20		20		ns	
Write command to CAS lead time	tcwL	13		15		20		20		ns:	
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	tрн	10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		32		32		32		32	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwp	36		40		50		50		ns	8
RAS to W delay time	trwo	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr.	10		10		15		15		ns	
RAS to CAS precharge time	tripc	5		5		5·		5		ns	
CAS precharge time (C-B-R counter test cycle)	topt	20		20		30		30		ns	
Access time from CAS precharge	tcpa	<u> </u>	30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		105		ns	
CAS precharge time (Fast Page mode)	tcp .	10		10		10		10		ns	
RAS pulse width(Fast Page mode)	trasp	50	200000	60	200000	70	200000	80	200000	ns	
RAS hold time from CAS precharge	trhcp	30		35		40	-	45		ns	
ŌE access time	toea		13		15		20	<u> </u>	20	ns	
OE to data delay	toed	13		15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	13	0	15	0	20	0	20	ns	
OE command hold time	toeh	13		15		20		20		ns	



AC CHARACTERISTICS (Continued)

Parameter	Cumbal	- 5		-6		-7		-8			
i si dilietei	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	
Write command hold time (Test mode in)	twrn	10		10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twae	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twrh	10		10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	15
CAS hold time (C-B-R self refresh)	tcнs	-50		-50		-50		-50		ns	15

TEST MODE CYCLE

(Note 12)

Parameter	0	-5		- 6		-7		-8			
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	tac	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		пѕ	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CAS	tcac		18		20		25		25	ns	3,4,5
Access time from column address	taa -		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	tasu	18		20		25		25		ns	
CAS hold time	tcsn	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to W delay time	tcwo	41		45		55		55		пş	8
RAS to W delay time	trwo	78		90		105		115		ns	8
Column address to W delay time	tawd	53		60		70		75		ins	8
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tprwc	81		90		105		110		ns	
RAS pulse width (Fast Page Mode)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		35		40		45		50	ns	3
OE access time	toea		18		20		25		25	ns	<u>-</u> -
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	•


NOTES

- An initial pause of 200/s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwb, tcwb and tawb are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwb≥tcwb(min), trwb≥trwb(min) and tawb≥tawb(min), then the cycle is a

- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either trich or trinh must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 2048 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.


TIMING DIAGRAMS

READ CYCLE






WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)








READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE












6

TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: W, OE = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W=VIH, OE, A=Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)

NOTE: W, OE, A≃Don't Care





HIDDEN REFRESH CYCLE (READ)



ton.

VALID DATA




ŌE

DQ₁-DQ₈

DON'T CARE

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE








PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

Units: Inches (millimeters)

