

*2M × 8 Bit CMOS Dynamic RAM with Fast Page Mode***FEATURES**

• Performance range:

	trAC	tcAC	trc
KM48C2100A/AL/ALL/ASL-5	50ns	13ns	90ns
KM48C2100A/AL/ALL/ASL-6	60ns	15ns	110ns
KM48C2100A/AL/ALL/ASL-7	70ns	20ns	130ns
KM48C2100A/AL/ALL/ASL-8	80ns	20ns	150ns

- Fast Page Mode operation
- Byte Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- Early write or output enable controlled write
- Single+5.0V ± 10% power supply
- 2048 cycles/32ms refresh (Normal)
- 2048 cycles/128ms refresh (Low power & Self Ref.)
- 2048 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II)


GENERAL DESCRIPTION

The Samsung KM48C2100A/AL/ALL/ASL is a high speed CMOS 2,097,152 bit × 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM48C2100A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.


CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48C2100A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.


FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION (Top Views)


• KM48C2100 AJ/ALJ/ALLJ/ASLJ



• KM48C2100 AT/ALT/ALLT/ASLT



• KM48C2100 ATR/ALTR/ALLTR/ASLTR



Pin Name	Pin Function
A0-A10	Address Inputs
DQ1-8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Output Enable
Vcc	Power(+5V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	V _{CC} + 1	V
Input Low Voltage	V _{IL}	-1.0	—	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @ t _{RC} =min.)	KM48C2100A/AL/ALL/ASL-5 KM48C2100A/AL/ALL/ASL-6 KM48C2100A/AL/ALL/ASL-7 KM48C2100A/AL/ALL/ASL-8 I _{CC1}	-	110 100 90 80	mA mA mA mA
Standby Current (RAS=CAS=W=V _{IH})	KM48C2100A KM48C2100AL KM48C2100ALL KM48C2100ASL I _{CC2}	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=V _{IH} , RAS Cycling @ t _{RC} =min.)	KM48C2100A/AL/ALL/ASL-5 KM48C2100A/AL/ALL/ASL-6 KM48C2100A/AL/ALL/ASL-7 KM48C2100A/AL/ALL/ASL-8 I _{CC3}	-	110 100 90 80	mA mA mA mA
Fast Page Mode Current* (RAS=V _{IL} , CAS, Address Cycling @ t _{PC} =min.)	KM48C2100A/AL/ALL/ASL-5 KM48C2100A/AL/ALL/ASL-6 KM48C2100A/AL/ALL/ASL-7 KM48C2100A/AL/ALL/ASL-8 I _{CC4}	-	90 80 70 60	mA mA mA mA
Standby Current (RAS=CAS=W=V _{CC} -0.2V)	KM48C2100A KM48C2100AL KM48C2100ALL KM48C2100ASL I _{CC5}	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ t _{RC} =min.)	KM48C2100A/AL/ALL/ASL-5 KM48C2100A/AL/ALL/ASL-6 KM48C2100A/AL/ALL/ASL-7 KM48C2100A/AL/ALL/ASL-8 I _{CC6}	-	110 100 90 80	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(V _{IH})=V _{CC} -0.2V Input Low Voltage(V _{IL})=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DIN=Don't Care TRC=62.5μS(L-Ver.) 125μS(SL-Ver.), TRAS≤300ns	KM48C2100AL KM48C2100ASL I _{CC7}	-	400 300	μA μA

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A10=VCC-0.2V or 0.2V DQ1-DQ8=VCC-0.2V, 0.2V or Open	Iccs	-	300	μ A
Input Leakage Current (Any input $0 \leq V_{IN} \leq V_{CC}+0.5V$, all other pins not under test=0 volts.)	I _{IL}	-10	10	μ A
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{CC}$)	I _{OL}	-10	10	μ A
Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

*NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=V_{IL}. In Icc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A10)	C _{IN1}	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	C _{IN2}	-	7	pF
Input Capacitance (DQ1-DQ8)	C _{DQ}	-	7	pF

AC CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, VCC=5.0V ± 10%, See notes 1,2)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90		110		130		150		ns	
Read-modify-write cycle time	t _{RWC}	133		155		185		205		ns	
Access time from RAS	t _{RAC}		50		60		70		80	ns	3,4,11
Access time from CAS	t _{CAC}		13		15		20		20	ns	3,4,5
Access time from column address	t _{AA}		25		30		35		40	ns	3,11
CAS to output in Low-Z	t _{CLZ}	0		0		0		0		ns	3
Output buffer turn-off delay	t _{OFF}	0	13	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	t _r	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	t _{RP}	30		40		50		60		ns	
RAS pulse width	t _{RA}	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	t _{RSH}	13		15		20		20		ns	
CAS hold time	t _{CSH}	50		60		70		80		ns	
CAS pulse width	t _{CA}	13	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	t _{RCD}	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	t _{RAD}	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	t _{CRP}	5		5		5		5		ns	
Row address set-up time	t _{ASR}	0		0		0		0		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Row address hold time	trAH	10		10		10		10		ns	
Column address set-up time	tASc	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	40		45		55		60		ns	6
Column address to $\overline{\text{RAS}}$ lead time	trAL	25		30		35		40		ns	
Read command set-up time	trCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	trCH	0		0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	trRH	0		0		0		0		ns	
Write command hold time	twCH	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	twCR	40		45		55		60		ns	6
Write command pulse width	tWP	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	trWL	15		15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	twCL	13		15		20		20		ns	
Data set-up time	tDS	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to $\overline{\text{RAS}}$	tDHR	40		45		55		60		ns	6
Refresh period (Normal)	trEF		32		32		32		32	ms	
Refresh period (Low power & Self Ref.)	trEF		128		128		128		128	ms	
Refresh period (Super Low power)	trEF		256		256		256		256	ms	
Write command set-up time	twCS	0		0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	twCD	36		40		50		50		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	trWD	73		85		100		110		ns	8
Column address to $\overline{\text{W}}$ delay time	twAD	48		55		65		70		ns	8
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		15		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	trPC	5		5		5		5		ns	
$\overline{\text{CAS}}$ precharge time (C-B-R counter test cycle)	twPT	20		20		30		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	twPA		30		35		40		45	ns	3
Fast Page mode cycle time	twPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	twPRWC	76		85		100		105		ns	
$\overline{\text{CAS}}$ precharge time (Fast Page mode)	twCP	10		10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page mode)	trASP	50	200000	60	200000	70	200000	80	200000	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	trHCP	30		35		40		45		ns	
$\overline{\text{OE}}$ access time	twEA		13		15		20		20	ns	
$\overline{\text{OE}}$ to data delay	twED	13		15		20		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	twEZ	0	13	0	15	0	20	0	20	ns	
$\overline{\text{OE}}$ command hold time	twEH	13		15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write command set-up time (Test mode in)	twTS	10		10		10		10		ns	
Write command hold time (Test mode in)	twTH	10		10		10		10		ns	
W to RAS precharge time (\overline{C} -B- \overline{R} refresh)	twRP	10		10		10		10		ns	
W to RAS hold time (\overline{C} -B- \overline{R} refresh)	twRH	10		10		10		10		ns	
RAS pulse width (\overline{C} -B- \overline{R} self refresh)	trASS	100		100		100		100		μ s	15
RAS precharge time (\overline{C} -B- \overline{R} self refresh)	trPS	90		110		130		150		ns	15
CAS hold time (\overline{C} -B- \overline{R} self refresh)	tCHS	-50		-50		-50		-50		ns	15

TEST MODE CYCLE

(Note 12)


Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trC	95		115		135		155		ns	
Read-modify-write cycle time	trWC	138		160		190		210		ns	
Access time from RAS	trAC		55		65		75		85	ns	3,4,11
Access time from CAS	trAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,11
RAS pulse width	trAS	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	trCS	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trSH	18		20		25		25		ns	
CAS hold time	trSH	55		65		75		85		ns	
Column address to RAS lead time	trAL	30		35		40		45		ns	
CAS to W delay time	trWD	41		45		55		55		ns	8
RAS to W delay time	trWD	78		90		105		115		ns	8
Column address to W delay time	tAWD	53		60		70		75		ns	8
Fast Page mode cycle time	trPC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	trPWC	81		90		105		110		ns	
RAS pulse width (Fast Page Mode)	trASP	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	trCPA		35		40		45		50	ns	3
OE access time	trOEA		18		20		25		25	ns	
OE to data delay	trOED	18		20		25		25		ns	
OE command hold time	trOEH	18		20		25		25		ns	

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD}(\max)$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$ the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-write cycles.
11. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
12. These specifications are applied in the test mode.
13. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
14. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
15. 2048 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.


TIMING DIAGRAMS

READ CYCLE




TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)




DON'T CARE

TIMING DIAGRAMS (Continued)

READ-MODIFY-WRITE CYCLE





FAST PAGE MODE READ CYCLE




DON'T CARE

TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLENote: \bar{W} , \bar{OE} = Don't care**CAS-BEFORE-RAS REFRESH CYCLE**NOTE: $\bar{W}=V_{IH}$, \bar{OE} , A =Don't Care

6


CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)NOTE: \bar{W} , \bar{OE} , A =Don't Care

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



PACKAGE DIMENSION

28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

Units: Inches (millimeters)

