

**AN 22.3** 

# **USB334x USB Transceiver Layout Guidelines**

## INTRODUCTION

The USB334x provides the physical layer interface (PHY) in systems using Hi-Speed USB 2.0. Proper design techniques must be used in the printed circuit board (PCB) layout to maintain the signal integrity required for 480 Mbps operation. The USB334x is available in both 24-pin and 32-pin QFN packages; layout guidelines for general QFN packages are provided in this application note.

#### **Audience**

This document is written for a reader that is familiar with hardware design and the USB 2.0 specification. The goal of this application note is to provide guidance on sensitive areas of the PCB layout.

#### Overview

The following recommendations are for a four layer PCB layout with a Microchip part. Our recommendations are not the only way to layout our 24-pin and 32-pin QFN packages. PCB design engineers will have his/her own preference, and the implementation will be dependent on complexity and density of layout, PCB real estate, number and types of devices in circuit and the environment that the final product will reside in. For example, the PCB described in this application note has components on both sides of the board. A four layer board could be realized with components on one side only.

#### References

The following documents should be referenced when using this application note:

- Microchip USB334x Data Sheets
- Universal Serial Bus Specification Revision 2.0

# **GENERAL DESIGN GUIDELINES**

This section provides guidelines for the sensitive circuits associated with the system application of the USB334x.

#### **ULPI Bus**

The layout of the ULPI interface should be analyzed with the timing requirements of the USB Link controller to ensure that the proper timing is met. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system. For more information on ULPI timing and system design, refer to Application Note 19.17 - "ULPI Design Guide".

# **Controlled Impedance for USB Traces**

The USB 2.0 specification requires that the USB DP/DM traces maintain a nominal 90 Ohms differential impedance +/ - 15% (see USB specification Rev 2.0, paragraph 7.1.1.3 for more details). In this design example, the traces are 7 mil (0.178mm) wide with line spacing of 7 mils (0.178mm). These numbers are derived for 5 mil (0.127mm) distance from ground reference plane. For different dielectric thickness, copper weight or board stack-up, trace width and spacing will need to be recalculated. A continuous ground plane is required directly beneath the DP/DM traces and extending at least 5 times the spacing width to either side of DP/DM lines.

Maintain symmetry between DP/DM lines in regards to shape and length.

Single ended impedance is not as critical as the differential impedance. A range of 42 Ohms to 78 Ohms is acceptable (equivalently, common mode impedance must be between 21 Ohms and 39 Ohms).

FIGURE 1: EXAMPLE OF ROUTING DP/DM FROM QFN PKG TO TYPE B CONNECTOR




Figure 1 shows DP/DM traces with approximately equal trace length and symmetry. It is important to maintain a conductor width and spacing that provides differential and common mode impedances compliant with the USB specification. Use 45 degree turns to minimize impedance discontinuities.

#### **Isolation of DP/DM Traces**

The DP/DM traces must be isolated from nearby circuitry and signals. Maintain a distance of components to lines that is greater than or equal to 5 times the distance of the 7 mil (0.178mm) spacing between the traces. For example, if DP/DM have a 5 mil (0.127mm) gap between them, it is recommended that no other traces be routed within 25mils (0.635mm) of each trace.


Whenever possible, it is best to avoid:

- · Routing differential pairs under components.
- Routing DP/DM lines over the top of other PCB traces on adjacent layers.

For more information on USB 2.0 High Speed system design, refer to Application Note 20.2 - "Optimizing USB 2.0 High Speed Physical Layer Design".

# **Isolated Shielding on the USB Connector**





The USB334x fully supports USB On-the-Go (OTG). Figure 2 shows the Mini-AB connector housing is DC isolated but AC coupled to the device ground. Industry convention is to ground only the host side of the cable shield. This is done to provide cable shielding while preventing possible ground currents from flowing in the USB cable if there happens to be a potential difference between the host and device grounds. If DC grounding is required replace C12 with a zero Ohm resistor.


In OTG applications the shield may be DC grounded at both ends of the cable.

#### SPK L and SPK R

In USB audio mode, internal analog switches connect the DP pin to the SPK\_R pin and the DM pin to the SPK\_L pin. The system will then accommodate stereo/mono audio signaling over the USB cable. The internal analog switches can also be used to mux other USB traffic to the USB connector. Rules applied to DP/DM should also be applied to SPK\_L and SPK\_R traces. Refer to Isolation of DP/DM Traces on page 3.

Because the SPK\_L and SPK\_R pins can be used to carry audio signals to the user's audio components, the traces to these pins should follow the layout guidelines illustrated below to prevent noise from nearby circuitry and other signals.






# **RBIAS**

The RBIAS resistor sets an internal current source reference. Thus, the RBIAS pin is a high impedance node and any noise induced on the RBIAS traces will directly impact internal current references and degrade eye-diagram quality. The RBIAS resistor should be placed close to the RBIAS pin and the ground return should be short and direct to VSS. Traces for the resistor should be very short and isolated from nearby traces if possible.

# **Power Supply Bypass Capacitors**

Bypass capacitors should be placed close to respective supply pins of the USB334x for optimum power supply decoupling, and connected with short, wide traces. In Figure 4, the top (dark) and bottom (red) circuit layers show bypass cap placement with respect to the USB334x's GND pin. The USB334x evaluation board has bypassing directly under part, with return current paths tied to internal ground plane. Refer to data sheet for bypass cap values and ESR requirements.

FIGURE 4: C25 AND C23 ARE THE DECOUPLING FOR SUPPLY PINS FOR QFN PKG.



## **VIAS in Ground Flag**

The die pad (flag) in the QFN package is 98 mils (2.49mm) square. An 8 mil (0.203mm) drilled via in a pattern of 2-1-2 has been provided adequate grounding for the USB334x. Ideally these vias would be plugged so that no solder will flow through which would result in less than ideal solder connection to flag.

## **Crystal Placement and Routing**

In addition to the general guidelines for the USB334x family of USB transceivers, the USB3340 and USB3343 require some additional guidelines for the crystal placement and routing.

- The crystal should be placed as close as possible to the USB334x.
- The lengths of signals XO and XI should be kept as short as possible (<1in (2.54cm), if possible).
- Capacitors on XI and XO should be placed as close as possible to the crystal. (For applications using a ceramic resonator, capacitors are not required.)

# **AN 22.3**

# APPENDIX A: APPLICATION NOTE REVISION HISTORY

# TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS00002971A (02-18-19)	Replaces previous SMSC version Rev. 1.0 (11-26-12)	
Rev. 1.0 (11-26-12)	Document co-branded: Microchip logo added; modification to legal disclaimer	
Rev. 1.0 (12-13-10)	Initial Document	

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 9781522441663

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

**Australia - Sydney** Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

**China - Xian** Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi

Tel: 91-11-4160-8631

**India - Pune** Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 Finland - Espoo

Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

**Germany - Heilbronn** Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Germany - Rosenheim** Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

**Romania - Bucharest** Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820