## Page 2

Power supplies

## Page 3

USB 2.0 interface, LPC4370 USB, reset, crystal, jtag/swd

## Page 4


Boot mode, LPC4370 IOs, external spi flash

## Page 5

External JTAG/Cortex debug interface

### Page 6

Analog channel, digital channels, jtag/swd/trace interface



UL = UnLoaded = normally not mounted component.

Default jumper settings are indicated in the schematic. However, always check jumper positions on actual boards since there is no guarantee that all jumpers are in default place.

# **NXP Semiconductors**


TITLE: LPC-Link2\_v3\_RevA

Document Number: REV:


Date: 2013-10-28 17:37:10 Sheet: 1/6

#### D3 PMEG3005EJ TP\_GND \_USB\_VBUS\_\_\_ TP\_3V3 GND D2 PMEG3005EJ JP3 not installed \_EXT\_POW D U8 VIO\_3V3 VIN VROUT Power supply CE C37 22u GND GND XC6227C331PR-G VIO\_3V3 BLM15HG601SN1D U1\_POWER VIO\_3V3 BLM15HG601SN1D F10 VIO 3V3 VDDIO VDDIO VDDREG VDDREG VDDREG E5 VDDREG VSS VSS VSS VSS VSS VSS LPC4370 power supplies VDDA VBAT 100n 22n LPC4370-TFBGA100\_2 100n 100n 100n 22n 10u GND GND GND GND GND GND GND





**Target Power supply** 





# **NXP Semiconductors**

TITLE: LPC-Link2_v3_RevA	
Document Number:	REV:
Date: 2013-10-28 17:37:10 Sheet:	2/6


#### USB 2.0 OTG Interface

#### LPC4370 USB







#### Boot mode - DFU USB0 (0b0101) - SPIFI (0b0001)



#### LPC4370 IOs






## **NXP Semiconductors**


TITLE: LPC-Link2\_v3\_RevA

Document Number: REV:


Date: 2013-10-28 17:37:10 Sheet: 4/6




## Analog + Digital channels



## Digital channels



## Serial Expansion Interface



# **NXP Semiconductors**

REV:

TITLE: LPC-Link2\_v3\_RevA

Document Number:

Date: 2013-10-28 17:37:10 Sheet: 6/6