Pipelining:

* Stalled 1bit
* Instructionforwardingconfig 5Bit
* Aktuelle instruction 16bit
* Operand 1, operand 2, memory addr reg 3x a 16bit

To control pipeline

* Only main clock needed to be controlled
* Pipeline execution is finished for one instruction after 7 clock cycles instruction shall be executed