CS 354 - Machine Organization & Programming Tuesday Oct 24, and Thursday Oct 26,2023

Midterm Exam 2 - Thursday Nov 9th, 7:30 - 9:30 pm

- UW ID required
- #2 pencils required
- closed book, no notes, no electronic devices (e.g., calculators, phones, watches)
 see "Midterm Exam 2" on course site Assignments for topics

Homework hw4: DUE on or before Monday, Project p3: DUE on or before Friday, Oct 27 Project p4A: DUE on or before Friday Nov 3,

Project p4AQuestions: DUE on or before Monday Nov 6,

Project p4B: DUE on or before Friday Nov 10,

Learning Objectives

- able to determine hit or miss given address and cache contents
- able to determine set number (index) from s-bits
- able to determine if an address is within a given block
- understand the effect of cache configuration on given sequence of address (working set)
- understand difference btw direct mapped, fully associative, and set associative caches
- able to explain and implement Least Frequently Used replacement policies
- able to explain and implement Least Recently Used replacement policy
- understand diff btw write-through, write-back, no-write allocate, write allocate caches
- compare cache performance of different cache configurations for working set sequence
- describe the impact of stride and the scales of the memory mountain

This Week

Finish L14 (bring W7 outline) Direct Mapped Caches - Restrictive Fully Associative Caches - Unrestrictive Set Associative Caches - Sweet! Replacement Policies	Writing to Caches Cache Performance Impact of Stride Memory Mountain C, Assembly, and Mach Code
Next Week: Assembly Language Instr. B&O Chapter 3 Intro 3.1 A Historical Perspective 3.2 Program Encodings 3.3 Data Formats	3.4 Accessing Information 3.5 Arithmetic and Logical Control 3.6 Control


Direct Mapped Caches - Restrictive

<u>Direct Mapped Cache</u> is a cache having S sets with I line (set where memory blucks map to exactly 1 set

→ What is the address breakdown if blocks are 32 bytes and there are 1024 sets?

$$B = 32 \text{ Vy4es} = 5 \text{ b-bits}$$

 $S = 1024 \text{ cuts} = 10 \text{ s-bits}$




 \rightarrow Is the cache operation fast O(1) or slow O(S) where S is the number of sets?

SET 0 (s bits)

no search reeded O(1) set selection +

O (1) line matching (v-bit)

(+) has simple curvity if to g matures toolts



→ What happens when two different memory blocks map to the same set?

"thrashing" can occur


* Appropriate for larger undes (L3)

Fully Associative Caches - Unrestrictive


Fully Associative Cache is a cache having I set with (E) (I've) per set where were blacks can be stored in any (i've)

→ What is the address breakdown if blocks are 32 bytes and there are 1024 sets?

32-bit Address Breakdown



 \rightarrow Is the cache operation fast O(1) or slow O(E) where E is the number of lines?



→ What happens when two different memory blocks map to the same set?


→ How many lines should a fully associative cache have?


cause size =
$$C = S \times B \times E$$

$$E = \frac{C}{B}$$

* Appropriate for small caches (U)

Set Associative Caches - Sweet!





Replacement Policies

Assume the following sequence of memory blocks

are fetched into the same set of a 4-way associative cache that is initially empty: b1, b2, b3, b1, b3, b4, b4, b7, b1, b8, b4, b9, b1, b9, b9, b2, b8, b1

1. Random Replacement

→ Which of the following four outcomes is possible after the sequence finishes? Assume the initial placement is random.

L0 L1 L2 L3

2. <u>Least Recently Used</u> (LRU)

→ What is the outcome after the sequence finishes?

Assume the initial placement is in ascending line order (left to right below). (LRW) L0 L1 L2 L3



3. <u>Least Frequently Used</u> (LFU)


each line has a counter - zeroed when line sets new block - incr. when line is accepted

→ Which blocks will remain in the cache after the sequence finishes?

$$\frac{L0}{61}$$
 LL $\frac{L2}{61}$ $\frac{L3}{61}$ $\frac{1}{68}$ $\frac{1$

* Exploiting replacement policies to improve per formance

Writing to a Cache



- * Reading data copies A block of wem into cache
- * Writing data requires that there was not was seen to

Write Hits

occur when writing to a block that is in this

- → When should a block be updated in lower memory levels?
 - 1. Write Through: write to this and vext liner cache level

(-) must not for lone level to do write (-) more bus traffic

- 2. Write Back: write to the next liner level only when changing live - live is evicted" (1) Faster - no nait
 - (-) must track of changed. Dirty Bit is set it replaced and DB set, must write to wher level

Write Misses

occur when writing to a block that is not in cache

- → Should space be allocated in this cache for the block being changed?
 - 1. No Write Allocate: write Alreity to vext low level by possing "this" cook (-) must wait for lover level (+) 1255 bull traffic (185) copying back in forth)
 - 2. Write Allocate: read black into cache 1st tun water to it (-) must unit to read from lover level (-) more bus traffic

Typical Designs

- make 1. **Write Through** paired with પા wળને જાહિલ્
- alluc sme this level 2. Write Back paired with write is witten
- → Which best exploits locality?
 - 2. also symmetric or read

sne next

Cache Performance

Metrics

hit rate # nxs/ # mem access

hit time two to determine cache hit

miss penalty, additiona time to process a miss

(i) Larger Blocks (S and E unchanged)

hit rate better, more spacial locality per block

hit time same

miss penalty worse, more time to transfer larger brills

THEREFORE While size tend to be small, 32 bytes or 64 bytes

More Sets (B and E unchanged)

hit rate better, none blocks in the cache > temporal locality 1

hit time worke, slower set selection

miss penalty smu

THEREFORE fushes were fence such

glaves caches are larger with more kets

(B) More Lines E per Set (B and S unchanged)

hit rate better, I temporal woulty

(+) fener constict miss

hit time were , some live making

miss penalty work to detect miss

THEREFORE for sher caches now fever live (sut

Shoner unches none more lives/get

Intel Quad Core i7 Cache (gen 7)

all: 64 byte blocks, use pseudo LRU, write back

L1: 32KB, 4-way Instruction & 32KB 8-way Data, no write allocate

L2: 256KB, 8-way, write allocate

L3: 8MB, 16-way (2MB/Core shared), write allocate

e royal, snavel,

Copyright © 2016-2023 Jim Skrentny

CS 354 (F23): L16 - 7


Impact of Stride

Example:

MIDTERM

```
int initArray(int a[][8], int rows) {
  for (int i = 0; i < rows; i++)
    for(int j = 0; j < 8; j++)
        a[i][j] = i * j;
}</pre>
```

→ Draw a diagram of the memory layout of the first two rows of a:



Assume: a is aligned with cache blocks

. prige on hardarive

is too big to fit entirely into the cache

words are 4 bytes, block size is 16 bytes

direct-mapped cache is initially empty, write allocate used

→ Indicate the order elements are accessed in the table below and mark H for hit or M for miss:

a[i][j]	j = 0	1	2	3	4	5	6	7
i = 0	(M	2 H	3 4	4	2 ~	6 H	7 1	8 H
1								

% Misses =
$$\frac{1}{4}$$
 = Min(1, word (The . K (B) . (00)
= Min(1, (4.1)/16) . 100 = 25%

 \rightarrow Now exchange the <code>i</code> and <code>j</code> loops mark the table again:

a[i][j]	j = 0	1	2	3	4	5	6	7
i = 0	I (M	М						
1	2 M	1 1						
	3M	l l						
	чМ	M						
	1							
V	: 00 miss = 900 miss =							
	was m							

Memory Mountain

Independent Variables


X = stride - 1 to 16 double words step size used to scan through array

size - 2K to 64 MB arraysize B

Dependent Variable

read throughput - 0 to 7000 MB/s

performance



Second Edition, Bryant and O'Hallaron

Temporal Locality Impacts Size

Spatial Locality Impacts

* Memory access speed is not characterized by a single value

it is a land scape that can be exploited by

temporal a, sontal winlity

C, Assembly, & Machine Code

In the beginning C Function Assembly (AT&T) Machine (hex) int accum = 0;int sum(int x, int y) sum: pushl %ebp 55 movl %esp, %ebp 89 e5 movl 12(%ebp), %eax 8b 45 0C addl 8(%ebp), %eax 03 45 08 int t = x + y; 01 05 ?? ?? ?? ?? accum += t; addl %eax, accum return t; popl %ebp 5 D C3 } ret C . is a HIL that enables more and wdim + ensur to write correct code + can be compiled and run in diff machine

Assembly (ASM)

- · human rendable representation of machine code
- · very much dopendent
- → What does assembly remove from C source? אנל מייבליתנליג

logic al contal it, switch, elle local variables (data types composit e structe

- → Why Learn Assembly?
 - 1. to understand the stack
 - 2. to identify metticien cies
 - 3. to understand won poler optimi Zation

Machine Code (MC) is

- · elementary cpu instructions and data (binary)
- * the encoding that a part. machine undoskands
- → How many bytes long is an IA-32 instructions?

1 to 15 bytes

addre sing modes

registers, , conditional cale