CS 354 - Machine Organization & Programming Tuesday Oct 17, and Thursday Oct 19, 2023

Print paper copies of this outline for best use. Week 07 Activity: Heap Practice Assignment

Project p3A: DUE on or before Friday 10/20 & p3B on10/27

Homework 3: DUE on or before Monday 10/16

Learning Objectives

- Describe the relative difference in speed and size of various types of memory and storage.
- Identify and describe the units of transfer used by each storage type.
- Define, identify, and describe spatial locality and temporal locality
- Identify good locality in program code
- Explain why programs with good locality work better with caching.
- Compute stride (in words) of array memory accesses
- Determine if common algorithms produce good or bad locality for each type.
- Define and use basic cache terminology
- Convert hex to binary, use bits of an address to determine if the address is in a given cache
- Extract bits and compute the set index, tag bits, and byte, determine if byte is in the cache

This Week: MEMORY MANAGEMENT via CACHING blocks of memory for fast access

Memory Hierarchy
Locality & Caching
Bad Locality
Caching: Basic Idea & Terms
Designing a Cache: Blocks

Rethinking Addressing
Designing a Cache: Sets and Tags
Basic Cache Lines
Basic Cache Operation
Basic Cache Practice

Next Week: Vary cache set size and Cache Writes

B&O 6.4.3 Set Associative Caches

6.4.4 Fully Associative Caches

6.4.5 Issues with Writes

6.4.6 Anatomy of a Real Cache Hierarchy

6.4.7 Performance Impact of Cache Parameters

Note: p4A and p4B will be released next week

Get p3A and p3B done this week and avoid the rush!


p3 - implement and test alloc (partA) and free (partB) by Monday and submit progress

p3 - implement immediate coalescing by Wednesday and submit progress

p3 - complete testing and debugging by Friday and complete final submission

Memory Hierarchy

* The memory hierarchygives the illusion of having lots of fast memory.



Cache

is a smaller faster mem that acts as a staging area for data stored in a larger slower mem

Memory Units

word: size used by CPU transfer betweenL1 & CPU = 464tes / word

block: size used by C transfer between Clevels & MM = 32 bytes / block

Memory Transfer Time: https://simple.wikipedia.org/wiki/Orders_of_magnitude_(time)

cpu cycles:used to measure time

latency:memory access time (delay)

Locality & Caching

What?

<u>temporal locality</u>: when a recently accessed memory location is repeatedly accessed in the near future

<u>spatial locality</u>: when a recently accessed memory location is followed by nearby memory locations being accessed in the near future

locality is designed into hardware 0.5.

Example

- → List the variables that clearly demonstrate temporal locality. ั เ รุงเคา เ+้งค

stride: Step size in mords (4 bytes)

apod spacial locality when stride ~ I word

* The caching system uses localityto predict what the cpu will need in the near future.

How? The caching system

temporal: anticipates data will be reused so it copies value who cache

spatial: anticipates nearby data will be used so it copies a block

cache block: unit of memory transferred between main mem


* Programs with good localityrun faster since they work better with the caching system!


Why? Programs with good locality maximize use of data @ top hierarhy



Bad Locality

Why is this code bad?





row 1


→ How would you improve the code to reduce stride?

Key Questions for Determining Spatial Locality:

- 1. What does the memory layout look like for the data? 20 SAA are in non-major
- 2. What is the stride of the code across the data?

row 0

Why is this code bad?



How would you improve the code to reduce stride?

Good or bad locality?

◆ Instruction Flow:

Searching Algorithms:

no repetition

aring - pour spacial


is better

for each v

. hst (v)

Caching: Basic Idea & Terms

Assume: Memory is divided into 32 byte blocks and all blocks are already in main memory. Cache L1 has 4 locations to store blocks and L2 has 16 locations to store blocks.



FIYS

every thing


Designing a Cache: Blocks

* The bits of an address are used to determine if blocks containing that address is in the cushe

How many bytes in an address space?

Let M be number of bytes in AS, IA-32 is 4GB

 $M = 2^{m}$ $m = \log_{2}M$ $\therefore 32 = (0)_{2} (4 (NB))$ Thus m is number of bits in an address, IA-32 is 32



How big is a block? # or bytes & bits / byte

* Cache blocks must be big enough to capture spactful locality but small enough to minimize latency

Let B be number of bytes per block, IA-32 is 32 bytes /block

b bits: # of addr. bits to determine which byte in a block
word offset identifies which word in a block (8 mords / block)

byte offset identifies which bytes in a word (4 bytes / word)

What is the problem with using the most significant bits (left side) for the b bits?

we are picking bates very far away from each other as a small change in

the most sig. bit stips many bits -> love special licality : we least sig. bits
How many 32-byte blocks of memory in a 32-bit address space?

$$\frac{2^{32}}{2^5} = 2^{32-5} = 2^{7} = 2^{7} \cdot 2^{7} = 128 \cdot 108 = 128 \text{ M of blocks}$$

* The remaining bits of an address encode the block number. = 174,217, 726 blocks

Rethinking Adressing

* An address identifies which byte in the VAS to access. 32-bit Address Breakdown * An address is divided into parts to **bit** 31 24 16 Access mem. in steps **Memory Access in Caching System** step 1. Identify which block in virtual addr spine byte brow step 2. Identify which Slock # word in blick (3 vits) OFFRI step 3. Identify which byte in and (26:45) 6 - bits 0xFFFFFFFF **IA-32 4GB Virtual Address Space** 0x800000020 **Words** in Block 6 0x800000018 5 **Blocks Bytes** in VAS in Word 0x800000010 3 67108865 Ð 2 0x800000008 0 0x8000000B-67108864 1 67108863 0 0x800000000 67108862 address in hex for a char 1000 0000 0000 0000 0000 0000 0000 1011 **1.** byte #2147483659 in VAS 1000 0000 0000 0000 0000 0000 1. MM and C access dont offxt 2. L1 passes to CPU Z = 0.103 = **11** 3. CPU accesses 0x0000000

Designing a Cache: Sets & Tags

* A cache must be searched if unretwicked pluewent policy

 \rightarrow Problem? Show - 0 (N) where N = # locations IN cache (L1)

Improvement? (init (restrict) where each brock can be stored (L2)

set: where block is uniquely mapped in a cache

* The block number bits of an address are devided into 2 parts

1. Set - maps blicks to specific set in cache


2. Lag - uniquely identify blocks in the set

How many sets in the cache?

Let S bethe number of sets in cache

$$S = 2^{s}$$
 (et $S = 1024$ $S = 8192$ $S = 10024$) $S = 13$

32-bit Address Breakdown





s bits: bits that identify which set the block maps to


lin next lenst sig. bits after (herne) b-wits)

> What is the problem with using the most significant bits (left side) for the s bits?

love sportial lacality

→ How many blocks map to each set for a 32-bit AS and a cache with 1024 sets? 8192 sets?


$$\frac{3^{2}-5}{2} = \frac{2^{27} \text{ blocks}}{2^{10} \text{ sets}} = 2^{17} \text{ blocks/set}$$



Since different blocks map to the same set how do we know which block is in a set?

use remaining bits as unique top

t bits: bits of addr. that identify which blacks in the set




* When a block is copied into a cache its t bits are also stored as its tag

Basic Cache Lines

What? A *line* is

- + location in the circle that can store one block of memory
- · composed it storage for the book and info needed for cache operation
- * In our basic cache each cache set was one time

Basic Cache Diagram treat like avray index



→ How do you know if a line in the cache is used or not?


when a status bit (v bit)

if
$$V = 1$$
, cache block is upped to cache line

→ How big is a basic cache given S sets with blocks having B bytes?

Basic Cache Operation

Basic Cache Diagram



 \rightarrow How big is this basic cache? $C = S \times B = 624 \times 2^5 = 2^{15}$ by Les 2^{10} $32 = 32 \times 6$

How does a cache process a request for a word at a particular address?



- 1. <u>Set Selection</u> identify the set

 (extract 5-6:t

 (sure as index
- 2. Line Matching extract + bits

32-bit Address Breakdown
bit 31 24 16 8 0
t bits s bits b bits

compare t-bits n/ stored tag in line of the set


if no match or valid bit is 0 , (nche miss

if match and valid bit is 1 , whe with

on Hws & Exams,
questions will be
"is this addr in the cuche?"

Basic Cache Practice

You are given the following 32-bit address breakdown used by a cache:



) bucks , bytes , duta

→ How big are the blocks?

→ How many sets?


Wemphise

many sets?
$$S = Z^{S} = Z^{13} = 8192 \text{ sets } / \text{ cache}$$
big is this basic cache?

→ How big is this basic cache?

$$C = S \times 13 = 2^{13} \times 2^{6} = 2^{19} = 2^{9} \cdot 2^{10} = 572 \times 10^{13}$$

Assume the cache design above is given the following specific address: 0x07515E2B



→ Which set should be checked given the address above? so buts

$$6010 \quad |01| \quad |100 \quad 0 = 8 + 16 + 32 + 64 + 256 + 1024$$

$$= 1400 \quad \therefore \quad \text{Se} + \text{index} \quad (5 \quad 1400)$$

→ Which word in the block does the L1 cache access for the address?

Which byte in the word does the address specify?

Assume address above maps to a set with its line having the following V status and tag.

→ Does the address above produce a hit or miss?

NOT VALID