

Project Status Report

Overall Status: **On Track**

Project Name: Parallel Adder and Accumulator

Date

Status Code Legend

- On Track: Project is on schedule
- High Risk: At risk, with a high risk of going off track
- At Risk: Milestones missed but date intact
- Off Track: Date will be missed if action not taken

Scope	<ul style="list-style-type: none">● Constructing a math unit that does matrix multiplication and matrix addition● Numbers will be selected from RAM, summed/subtracted with their result placed in a register, then the result written back to RAM
Deliverables	<ul style="list-style-type: none">● Adder/subtractor module● Scalar Multiplication module● Multiply module● Transpose module● Valid testbench
Assumptions	<ul style="list-style-type: none">● All matrices will be square● ModelSim accurately represents the behavior of a real FPGA● Ram and Registers work appropriately
Dependencies	<ul style="list-style-type: none">● A specific testbench will have to be created for every module, while the final testbench will have to be postponed till the completion of all modules● RAM and register will have to be simulated while not in a functioning state
Issues:	N/A
Milestones accomplished the week of 10/31/2018 – 12/5/2018:	<ul style="list-style-type: none">● Statement of Work
Milestones planned this week, but not achieved with variance:	<ul style="list-style-type: none">● Block Diagram● Module development plan
Milestones planned for next week:	<ul style="list-style-type: none">● At least 2 modules completed with testbenches

Areas/questions for discussion:	<ul style="list-style-type: none"> ● RAM Decision
Last week's issues forwarded to this week:	N/A

Contact Information

Ryan Thompson

Office: Office Phone

Mobile: Cell Phone

Email: Email