
## Digital Design and Computer Organization Laboratory 3rd Semester, Academic Year 2024

Date: 09/08/2024

Name: Rithvik Rajesh	SRN:	Section:	Н
Matta	PES2UG23CS485		
Week#2			

## TITLE:

WRITE A VERILOG PROGRAM TO MODEL A SIMPLE CIRCUIT. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE TRUTH TABLE




А	В	С	D	E
0	0	0	1	1
0	0	1	0	0
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	1	1
1	1	1	0	0


```
week 2 > 

simple_circuit1.v
      module andgate (y, a, b);
      input a, b;
      output y;
      assign y = a \& b;
      endmodule
      module orgate (y, a, b);
      input a, b;
      output y;
      assign y = a | b;
 10
      endmodule
 11
 12
 13
      module notgate (y, a);
      input a;
 14
      output y;
 15
      assign y = !a;
      endmodule
 18
      module simple_circuit1 (A, B, C, D, E);
 19
      output D, E;
      input A, B, C;
 21
 22
      wire w1;
 23
      andgate G1 (w1, A, B);
 24
      notgate G2 (E, C);
 25
      orgate G3 (D, w1, E);
      endmodule
```

```
week 2 > 🕻 simple_circuit1_tb.v
        module tb_simple_circuit;
        wire D, E;
        reg A, B, C;
        simple_circuit1 M1 (.A(A), .B(B), .C(C), .D(D), .E(E));
        initial
        begin
        \#0 A = 1'b0; B = 1'b0; C = 1'b0;
        #20 A = 1'b0; B = 1'b0; C = 1'b1;
        #20 A = 1'b0; B = 1'b1; C = 1'b0;
        #20 A = 1'b0; B = 1'b1; C = 1'b1;
 12
        #20 A = 1'b1; B = 1'b0; C = 1'b0;
        #20 A = 1'b1; B = 1'b0; C = 1'b1;
        #20 A = 1'b1; B = 1'b1; C = 1'b0;
        #20 A = 1'b1; B = 1'b1; C = 1'b1;
        #20;
        end
 20
        initial
 21
        begin
 22
        $monitor($time," A=%b, B=%b, C=%b, D=%b, E=%b", A, B, C, D, E);
        initial begin
        $dumpfile("simple.vcd");
        $dumpvars(1, tb_simple_circuit);
        #200;
        $finish:
        end
        endmodule
rithvikmatta@penguin:~/DDCO-sem-3/week 2$ iverilog -o simple1 simple_circuit1.v simple_circuit1_tb.v
rithvikmatta@penguin:~/DDCO-sem-3/week 2$ vvp simple1
VCD info: dumpfile simple.vcd opened for output.
            0 A=0, B=0, C=0, D=1, E=1
            20 A=0, B=0, C=1, D=0, E=0
            40 A=0, B=1, C=0, D=1, E=1
            60 A=0, B=1, C=1, D=0, E=0
            80 A=1, B=0, C=0, D=1, E=1
            100 A=1, B=0, C=1, D=0, E=0
            120 A=1, B=1, C=0, D=1, E=1
           140 A=1, B=1, C=1, D=1, E=0
rithvikmatta@penguin:~/DDCO-sem-3/week 2$ gtkwave simple.vcd
GTKWave Analyzer v3.3.118 (w)1999-2023 BSI
[0] start time.
[200] end time.
GTKWAVE | Touch screen detected, enabling gestures.
```


Exitina.





WRITE A VERILOG PROGRAM TO MODEL A SIMPLE CIRCUIT. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE TRUTH TABLE


CIRCUIT 1




А	В	С	D
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

```
week 2 > = simple_circuit2.v
      module andgate (y, a, b);
      input a, b;
      output y;
      assign y = a \& b;
      endmodule
      module orgate (y, a, b);
      input a, b;
      output y;
      assign y = a \mid b;
 10
      endmodule
 11
 12
 13
      module notgate (y, a);
      input a;
 15
      output y;
      assign y = !a;
 16
 17
      endmodule
 18
      module simple_circuit1 (A, B, C, D);
 19
      output D;
 20
 21
      input A, B, C;
 22
      wire w1;
      andgate G1 (w1, C, B);
 23
      orgate G3 (D, w1, A);
      endmodule
 25
```


```
week 2 > ≡ simple_circuit2_tb.v
       module tb_simple_circuit;
       wire D;
       reg A, B, C;
       simple_circuit1 M1 (.A(A), .B(B), .C(C), .D(D));
       initial begin
       A = 1'b0; B = 1'b0; C = 1'b0;
       #20 A = 1'b0; B = 1'b0; C = 1'b1;
       #20 A = 1'b0; B = 1'b1; C = 1'b0;
       #20 A = 1'b0; B = 1'b1; C = 1'b1;
       #20 A = 1'b1; B = 1'b0; C = 1'b0;
       #20 A = 1'b1; B = 1'b0; C = 1'b1;
       #20 A = 1'b1; B = 1'b1; C = 1'b0;
       #20 A = 1'b1; B = 1'b1; C = 1'b1;
 16
       #20;
       end
       initial begin
       $monitor($time, " A=%b, B=%b, C=%b, D=%b", A, B, C, D);
       end
       initial begin
 23
       $dumpfile("simple.vcd");
 25
       $dumpvars(1, tb_simple_circuit);
       #200:
 27
       $finish;
       end
       endmodule
rithvikmatta@penquin:~/DDCO-sem-3/week 2$ iverilog -o simple circuit2.v simple circuit2 tb.v
rithvikmatta@penguin:~/DDCO-sem-3/week 2$ vvp simple2
VCD info: dumpfile simple2.vcd opened for output.
              0 A=0, B=0, C=0, D=0
              20 A=0, B=0, C=1, D=0
              40 A=0, B=1, C=0, D=0
              60 A=0, B=1, C=1, D=1
              80 A=1, B=0, C=0, D=1
             100 A=1, B=0, C=1, D=1
             120 A=1, B=1, C=0, D=1
             140 A=1, B=1, C=1, D=1
rithvikmatta@penguin:~/DDCO-sem-3/week 2$
```





WRITE A VERILOG PROGRAM TO MODEL A SIMPLE CIRCUIT. GENERATE


## THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE TRUTH




Α	В	С	D
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

```
week 2 > ≡ simple_circuit3.v
      module andgate (y, a, b);
      input a, b;
      output y;
      assign y = a \& b;
      endmodule
      module orgate (y, a, b);
      input a, b;
      output y;
      assign y = a \mid b;
 11
      endmodule
 12
      module notgate (y, a);
 13
      input a;
      output y;
      assign y = -a;
      endmodule
      module simple_circuit1 (A2, B2, C2, Z);
 19
      output Z;
      input A2, B2, C2;
 21
      wire w1, w2, w3;
 22
 23
      andgate G1 (w1, C2, B2);
 24
      andgate G2 (w2, B2, A2);
      orgate G3 (w3, w1, A2);
      orgate G4 (Z, w3, w2);
 29
      endmodule
```

```
week 2 > ≡ simple_circuit3_tb.v
       module tb_simple_circuit;
            wire Z;
            reg A2, B2, C2;
            simple_circuit1 M1 (.A2(A2), .B2(B2), .C2(C2), .Z(Z));
            initial begin
                A2 = 1'b0; B2 = 1'b0; C2 = 1'b0;
                #20 A2 = 1'b0; B2 = 1'b0; C2 = 1'b1;
                #20 A2 = 1'b0; B2 = 1'b1; C2 = 1'b0;
                #20 A2 = 1'b0; B2 = 1'b1; C2 = 1'b1;
                #20 A2 = 1'b1; B2 = 1'b0; C2 = 1'b0;
                #20 A2 = 1'b1; B2 = 1'b0; C2 = 1'b1;
                #20 A2 = 1'b1; B2 = 1'b1; C2 = 1'b0;
                #20 A2 = 1'b1; B2 = 1'b1; C2 = 1'b1;
                #20;
            end
            initial begin
                $monitor($time, " A2=%b, B2=%b, C2=%b, Z=%b", A2, B2, C2, Z);
 21
            end
            initial begin
                $dumpfile("simple3.vcd");
                $dumpvars(1, tb_simple_circuit);
                #200;
                $finish;
            end
       endmodule
rithvikmatta@penguin:~/DDCO-sem-3/week 2$ iverilog -o simple3 simple_circuit3.v simple_circuit3_tb.v
rithvikmatta@penguin:~/DDCO-sem-3/week 2$ vvp simple3
VCD info: dumpfile simple3.vcd opened for output.
                0 A2=0, B2=0, C2=0, Z=0
                20 A2=0, B2=0, C2=1, Z=0
                40 A2=0, B2=1, C2=0, Z=0
                60 A2=0, B2=1, C2=1, Z=1
                80 A2=1, B2=0, C2=0, Z=1
               100 A2=1, B2=0, C2=1, Z=1
               120 A2=1, B2=1, C2=0, Z=1
               140 A2=1, B2=1, C2=1, Z=1
```





If found plagiarized, I will abide with the disciplinary action of the University.

Signature:

Name: Rithvik Rajesh Matta

SRN: PES2UG23CS485

Section: K

Date: 09/08/2024