

# Digital Design and Computer Organization Laboratory

3rd Semester, Academic Year 2024

Date: 17/10/2024

Name: Rithvik Rajesh Matta	SRN: PES2UG23CS485	Section: H
-------------------------------	-----------------------	------------

Week# \_\_\_\_9\_\_\_\_

Program Number: \_\_\_\_9\_\_

Aim of the Experiment:

CONSTRUCT A REGISTER FILE (without alu), FROM WHICH TWO 16-BIT VALUES CAN BE READ, AND TO WHICH ONE 16-BIT VALUE WRITTEN, EVERY CLOCK CYCLE.GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE TRUTH TABLE

I. Verilog Code Screenshot

wk reg without alu > E reg.v

```
1  module df16 (
2      input wire clk,
3      input wire reset,
4      input wire load,
5      input wire [15:0] in,
6      output reg [15:0] out
7  );
8      always @(posedge clk or posedge reset) begin
9          if (reset) begin
10             out <= 16'b0; // Reset the output to zero
11          end else if (load) begin
12             out <= in; // Load input to output
13          end
14      end
15  endmodule
16
17  module reg_file (
18      input wire clk,
19      input wire reset,
20      input wire wr, // Write enable
21      input wire [2:0] rd_addr_a, // Read address A
22      input wire [2:0] rd_addr_b, // Read address B
23      input wire [2:0] wr_addr, // Write address
24      input wire [15:0] d_in, // Data input
25      output wire [15:0] d_out_a, // Data output A
26      output wire [15:0] d_out_b // Data output B
27  );
28      wire [15:0] dout[7:0]; // Internal outputs for 8 registers
29      wire [7:0] load; // Load signals for each register
30
31      df16 df16_0(clk, reset, load[0], d_in, dout[0]);
32      df16 df16_1(clk, reset, load[1], d_in, dout[1]);
33      df16 df16_2(clk, reset, load[2], d_in, dout[2]);
34      df16 df16_3(clk, reset, load[3], d_in, dout[3]);
35      df16 df16_4(clk, reset, load[4], d_in, dout[4]);
36      df16 df16_5(clk, reset, load[5], d_in, dout[5]);
37      df16 df16_6(clk, reset, load[6], d_in, dout[6]);
38      df16 df16_7(clk, reset, load[7], d_in, dout[7]);
39
40      assign load = {8{wr}} & (1 << wr_addr);
41
42      assign d_out_a = (rd_addr_a == 3'd0) ? dout[0] :
43                      (rd_addr_a == 3'd1) ? dout[1] :
44                      (rd_addr_a == 3'd2) ? dout[2] :
45                      (rd_addr_a == 3'd3) ? dout[3] :
46                      (rd_addr_a == 3'd4) ? dout[4] :
47                      (rd_addr_a == 3'd5) ? dout[5] :
48                      (rd_addr_a == 3'd6) ? dout[6] :
49                      (rd_addr_a == 3'd7) ? dout[7] : 16'b0;
50
51      assign d_out_b = (rd_addr_b == 3'd0) ? dout[0] :
52                      (rd_addr_b == 3'd1) ? dout[1] :
53                      (rd_addr_b == 3'd2) ? dout[2] :
54                      (rd_addr_b == 3'd3) ? dout[3] :
55                      (rd_addr_b == 3'd4) ? dout[4] :
56                      (rd_addr_b == 3'd5) ? dout[5] :
57                      (rd_addr_b == 3'd6) ? dout[6] :
58                      (rd_addr_b == 3'd7) ? dout[7] : 16'b0;
59  endmodule
60
```

```

regwithoutalu; @ reg_fb;
1 timescale 1ns / 1ps
2
3 module tb_reg_file;
4
5 reg clk;
6 reg reset;
7 reg wr; // Write enable
8 reg [2:0] rd_addr_a; // Read address A
9 reg [2:0] rd_addr_b; // Read address B
10 reg [2:0] wr_addr; // Write address
11 reg [15:0] d_in; // Data input
12
13 wire [15:0] d_out_a; // Data output A
14 wire [15:0] d_out_b; // Data output B
15
16 reg_file uut (
17     .clk(clk),
18     .reset(reset),
19     .wr(wr),
20     .rd_addr_a(rd_addr_a),
21     .rd_addr_b(rd_addr_b),
22     .wr_addr(wr_addr),
23     .d_in(d_in),
24     .d_out_a(d_out_a),
25     .d_out_b(d_out_b)
26 );
27
28 initial begin
29     clk = 0;
30     forever #5 clk = ~clk; // 10 ns clock period
31 end
32
33 initial begin
34     reset = 1;
35     wr = 0;
36     rd_addr_a = 3'd0;
37     rd_addr_b = 3'd0;
38     wr_addr = 3'd0;
39     d_in = 16'b0;
40
41     #10;
42     reset = 0;
43
44     wr = 1;
45     wr_addr = 3'd0;
46     d_in = 16'hABCD; // Sample data
47     #10; // Wait for one clock cycle
48     wr = 0;
49
50     rd_addr_a = 3'd0; // Select register 0
51     rd_addr_b = 3'd1; // Select register 1 (should be 0)
52     #10;
53
54     wr = 1;
55     wr_addr = 3'd1;
56     d_in = 16'h1234; // Sample data
57     #10; // Wait for one clock cycle
58     wr = 0;
59
60     rd_addr_a = 3'd0; // Select register 0
61     rd_addr_b = 3'd1; // Select register 1
62     #10;
63
64     wr = 1;
65     wr_addr = 3'd2;
66     d_in = 16'h5678; // Sample data
67     #10; // Wait for one clock cycle
68     wr = 0;
69
70     rd_addr_a = 3'd2; // Select register 2
71     rd_addr_b = 3'd0; // Select register 0
72     #10;
73
74     reset = 1; // Assert reset
75     #10;
76     reset = 0; // Release reset
77
78     rd_addr_a = 3'd0;
79     rd_addr_b = 3'd1; // Select register 1
80     #10;
81
82     $finish;
83 end
84
85 initial begin
86     $monitor("Time: %0dms | rd_addr_a: %0d, d_out_a: %h | rd_addr_b: %0d, d_out_b: %h",
87             $time, rd_addr_a, d_out_a, rd_addr_b, d_out_b);
88 end
89
90 initial begin
91     $dumpfile("reg_file_tb.vcd"); // Specify VCD file name
92     $dumpvars(0, tb_reg_file); // Dump all variables in the testbench
93 end
94
95 endmodule

```


## II. Verilog VVP Output Screen Shot

```
• rithvikmatta@penguin:~/PES/DDCO-sem-3/wk reg without alu$ iverilog -o test reg.v reg_tb.v
• rithvikmatta@penguin:~/PES/DDCO-sem-3/wk reg without alu$ vvp test
VCD info: dumpfile reg_file_tb.vcd opened for output.
Time: 0ns | rd_addr_a: 0, d_out_a: 0000 | rd_addr_b: 0, d_out_b: 0000
Time: 15ns | rd_addr_a: 0, d_out_a: abcd | rd_addr_b: 0, d_out_b: abcd
Time: 20ns | rd_addr_a: 0, d_out_a: abcd | rd_addr_b: 1, d_out_b: 0000
Time: 35ns | rd_addr_a: 0, d_out_a: abcd | rd_addr_b: 1, d_out_b: 1234
Time: 60ns | rd_addr_a: 2, d_out_a: 5678 | rd_addr_b: 0, d_out_b: abcd
Time: 70ns | rd_addr_a: 2, d_out_a: 0000 | rd_addr_b: 0, d_out_b: 0000
Time: 80ns | rd_addr_a: 0, d_out_a: 0000 | rd_addr_b: 1, d_out_b: 0000
• rithvikmatta@penguin:~/PES/DDCO-sem-3/wk reg without alu$ gtkwave reg_file_tb.vcd

GTKWave Analyzer v3.3.118 (w)1999-2023 BSI

[0] start time.
[90000] end time.
GTKWAVE | Touch screen detected, enabling gestures.
Exiting.
```

### III. GTKWAVE Screenshot



### IV. Output Table (Truth Table)

rd_addr_a	d_out_a	rd_addr_b	d_out_b
0	0000	0	0000
0	abcd	0	abcd
0	abcd	1	0000
0	abcd	1	1234
2	5678	0	abcd

2	0000	0	0000
0	0000	1	0000

If found plagiarized, I will abide with the disciplinary action of the University.

Signature:

Name: Rithvik Rajesh Matta

SRN: PES2UG23CS485

Section: H

Date: 17-10-2024