

Digital Design and Computer Organization Laboratory

3rd Semester, Academic Year 2024

Date: 06/09/2024


Name: Rithvik Rajesh Matta	SRN: PES2UG23CS485	Section: H
-------------------------------	-----------------------	------------

Week# ____ 5 ____

TITLE:

GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE TRUTH TABLE


1)Ckt1



i1	i2	Sum1	Cout1
000	0	0	0
001	1	0	1
010	0	1	0
011	1	0	1


010	0	1	0
011	1	0	1

```

week 5 >  ckt1.v
1  module andgate (y, a, b);
2  input a, b;
3  output y;
4  assign y = a & b;
5  endmodule
6
7  module orgate (y, a, b);
8  input a, b;
9  output y;
10 assign y = a | b;
11 endmodule
12
13 module xorgate(y, a, b);
14 input a, b;
15 output y;
16 assign y = a ^ b;
17 endmodule
18
19 module halfadder(sum, carry, A, B);
20 input A, B;
21 output sum, carry;
22 xorgate X1(.y(sum), .a(A), .b(B)); // sum = A ^ B
23 andgate A1(.y(carry), .a(A), .b(B)); // carry = A & B
24 endmodule
25
26 module fulladder(sum, carry, A, B, C);
27 input A, B, C;
28 output sum, carry;
29 wire W1, W2, C1;
30 halfadder HA1(.sum(W1), .carry(W2), .A(A), .B(B)); // First half-adder
31 halfadder HA2(.sum(sum), .carry(C1), .A(W1), .B(C)); // Second half-adder
32 orgate OG(.y(carry), .a(W2), .b(C1)); // OR gate
33 endmodule
34
35
36 module top_module (input [2:0] i1, input i2, output Sum1, output Cout1 );
37 wire Sum0, Cout0;
38 fulladder FA0(.sum(Sum0), .carry(Cout0), .A(i1[1]), .B(i1[0]), .C(i1[2]));
39 fulladder FA1(.sum(Sum1), .carry(Cout1), .A(i2), .B(Sum0), .C(Cout0));
40 endmodule

```

```

week 5 >  ckt1_tb.v
1  module tb_top_module;
2  reg [2:0] i1;
3  reg i2;
4  wire Sum1, Cout1;
5
6  top_module uut (.i1(i1), .i2(i2), .Sum1(Sum1), .Cout1(Cout1));
7  initial begin
8  i1 = 3'b000; i2 = 1'b0;
9  #10; i1 = 3'b001; i2 = 1'b1;
10 #10; i1 = 3'b010; i2 = 1'b0;
11 #10; i1 = 3'b011; i2 = 1'b1;
12 #10; i1 = 3'b010; i2 = 1'b0;
13 #10; i1 = 3'b011; i2 = 1'b1;
14 #10;
15 |
16 $finish;
17 end
18
19 initial begin
20 $monitor("Time = %0t , i1 = %b , i2 = %b , Sum1 = %b , Cout1 = %b", $time, i1, i2, Sum1, Cout1);
21 end
22
23 initial begin
24 $dumpfile("ckt1.vcd");
25 $dumpvars(0, tb_top_module);
26 end
27 endmodule
28

```


```


rithvikmatta@penguin:~/PES/DDCO-sem-3/week 5$ iverilog -o ckt1 ckt1.v ckt1_tb.v
rithvikmatta@penguin:~/PES/DDCO-sem-3/week 5$ vvp ckt1
VCD info: dumpfile ckt1.vcd opened for output.
Time = 0 , i1 = 000 , i2 = 0 , Sum1 = 0 , Cout1 = 0
Time = 10 , i1 = 001 , i2 = 1 , Sum1 = 0 , Cout1 = 1
Time = 20 , i1 = 010 , i2 = 0 , Sum1 = 1 , Cout1 = 0
Time = 30 , i1 = 011 , i2 = 1 , Sum1 = 0 , Cout1 = 1
Time = 40 , i1 = 010 , i2 = 0 , Sum1 = 1 , Cout1 = 0
Time = 50 , i1 = 011 , i2 = 1 , Sum1 = 0 , Cout1 = 1
rithvikmatta@penguin:~/PES/DDCO-sem-3/week 5$ gtkwave ckt1.vcd

GTKWave Analyzer v3.3.118 (w)1999-2023 BSI


[0] start time.
[60] end time.
GTKWAVE | Touch screen detected, enabling gestures.
WM Destroy
rithvikmatta@penguin:~/PES/DDCO-sem-3/week 5$

```






2)ckt2



week 5 > E_ckt2.v

```
1  module andgate (y, a, b);
2  input a, b;
3  output y;
4  assign y = a & b;
5  endmodule
6
7  module orgate (y, a, b);
8  input a, b;
9  output y;
10 assign y = a | b;
11 endmodule
12
13 module xorgate (y, a, b);
14 input a, b;
15 output y;
16 assign y = a ^ b;
17 endmodule
18
19 module notgate(y, a);
20 input a;
21 output y;
22 assign y = ~a;
23 endmodule
24
25 module halfadder(sum, carry, A, B);
26 input A, B;
27 output sum, carry;
28 xorgate X1(.y(sum), .a(A), .b(B)); // sum = A ^ B
29 andgate A1(.y(carry), .a(A), .b(B)); // carry = A & B
30 endmodule
31
32 module fulladder(sum, carry, A, B, C);
33 input A, B, C;
34 output sum, carry;
35 wire W1, W2, C1;
36 halfadder HA1(.sum(W1), .carry(W2), .A(A), .B(B)); // First half-adder
37 halfadder HA2(.sum(sum), .carry(C1), .A(W1), .B(C)); // Second half-adder
38 orgate OG(.y(carry), .a(W2), .b(C1)); // OR gate
39 endmodule
40
41 module top_module(input [2:0] i, input y, output So, output Cout);
42 wire Sum0, Co0, Not_y, And_out1, And_out2;
43 fulladder FA0 (.sum(Sum0), .carry(Co0), .A(i[0]), .B(i[1]), .C(i[2]));
44 notgate NG1 (.y(Not_y), .a(y));
45 andgate AND1 (.y(And_out1), .a(Sum0), .b(Not_y));
46 andgate AND2 (.y(And_out2), .a(And_out1), .b(Co0));
47 halfadder HA0 (.sum(So), .carry(Cout), .A(And_out2), .B(Co0));
48 endmodule
49
```

week 5 >  ckt2_tb.v

```
1  module TB;
2  reg [2:0] i;
3  reg y;
4  wire So, Cout;
5
6  // Instantiate the top module
7  top_module uut (
8  .i(i),
9  .y(y),
10 .So(So),
11 .Cout(Cout)
12 );
13
14 initial begin
15 i = 3'b000; y = 1'b0;#5;
16 i = 3'b000; y = 1'b1;#5;
17 i = 3'b001; y = 1'b0;#5;
18 i = 3'b001; y = 1'b1;#5;
19 i = 3'b010; y = 1'b0;#5;
20 i = 3'b010; y = 1'b1;#5;
21 i = 3'b011; y = 1'b0;#5;
22 i = 3'b011; y = 1'b1;#5;
23 i = 3'b100; y = 1'b0;#5;
24 i = 3'b100; y = 1'b1;#5;
25 i = 3'b101; y = 1'b0;#5;
26 i = 3'b101; y = 1'b1;#5;
27 i = 3'b110; y = 1'b0;#5;
28 i = 3'b110; y = 1'b1;#5;
29 i = 3'b111; y = 1'b0;#5;|
30 i = 3'b111; y = 1'b1;#5;
31 end
32
33 initial begin
34 $monitor($time, " i=%b, y=%b, So=%b, Cout=%b", i, y, So, Cout);
35 end
36
37 initial begin
38 $dumpfile("top_module_test.vcd");
39 $dumpvars(0, TB);
40 end
41
42 endmodule
43
```

```
rithvikmatta@penguin:~/PES/DDCO-sem-3/week 5$ iverilog -o ckt2 ckt2.v ckt2_tb.v
```

```
rithvikmatta@penguin:~/PES/DDCO-sem-3/week 5$ vvp ckt2
```

```
VCD info: dumpfile top_module_test.vcd opened for output.
```

```
0 i=000, y=0, So=0, Cout=0
```

```
5 i=000, y=1, So=0, Cout=0
```

```
10 i=001, y=0, So=0, Cout=0
```

```
15 i=001, y=1, So=0, Cout=0
```

```
20 i=010, y=0, So=0, Cout=0
```

```
25 i=010, y=1, So=0, Cout=0
```

```
30 i=011, y=0, So=1, Cout=0
```

```
35 i=011, y=1, So=1, Cout=0
```

```
40 i=100, y=0, So=0, Cout=0
```

```
45 i=100, y=1, So=0, Cout=0
```

```
50 i=101, y=0, So=1, Cout=0
```

```
55 i=101, y=1, So=1, Cout=0
```

```
60 i=110, y=0, So=1, Cout=0
```

```
65 i=110, y=1, So=1, Cout=0
```

```
70 i=111, y=0, So=0, Cout=1
```

```
75 i=111, y=1, So=1, Cout=0
```

```
rithvikmatta@penguin:~/PES/DDCO-sem-3/week 5$ gtkwave top_module_test.vcd
```


```
GTKWave Analyzer v3.3.118 (w)1999-2023 BSI
```

```
[0] start time.
```

```
[80] end time.
```

```
GTKWAVE | Touch screen detected, enabling gestures.
```

```
WM Destroy
```



If found plagiarized, I will abide with the disciplinary action of the University.

Signature:

Name: Rithvik Rajesh Matta

SRN: PES2UG23CS485

Section: H

Date: 30/08/2024