

Digital Design and Computer Organization Laboratory Hackathon 2024

3rd Semester, Academic Year 2024

Date: 20/11/2024

Name:	SRN:	Section: H
Rithvik Rajesh Matta	PES2UG23CS485	Team: 5
Rishi A Sheth	PES2UG23CS479	
Rohan	PES2UG23CS489	
Ritesh M	PES2UG23CS483	

1. Design a iverilog code for ALU, register file and concatenate Alu – Reg for
 - 8-bit processor which will take 2-bit op code to perform only logical (and, or, Nand ,nor) operation
 - Memory should have 8 registers of each size of eight bit and save the result in one of the registers and perform read operation to know the output.

DESIGN FILE CODE:

```

Hackathon > new > E processor.v
1  module ALU (
2      input [7:0] A,
3      input [7:0] B,
4      input [1:0] opcode,
5      output reg [7:0] result
6  );
7      always @(*) begin
8          case (opcode)
9              2'b00: result = A & B;
10             2'b01: result = A | B;
11             2'b10: result = ~(A & B);
12             2'b11: result = ~(A | B);
13             default: result = 8'b00000000;
14         endcase
15     end
16 endmodule
17
18 module RegisterFile (
19     input clk,
20     input [2:0] write_addr,
21     input [7:0] write_data,
22     input write_enable,
23     input [2:0] read_addr,
24     output reg [7:0] read_data
25 );
26     reg [7:0] registers [0:7];
27
28     always @(posedge clk) begin
29         if (write_enable) begin
30             registers[write_addr] <= write_data;
31         end
32     end
33
34     always @(*) begin
35         read_data = registers[read_addr];
36     end
37 endmodule
38
39 module Processor (
40     input clk,
41     input [7:0] A,
42     input [7:0] B,
43     input [1:0] opcode,
44     input [2:0] write_addr,
45     input write_enable,
46     input [2:0] read_addr,
47     output [7:0] read_data
48 );
49     wire [7:0] alu_result;
50
51     ALU alu (
52         .A(A),
53         .B(B),
54         .opcode(opcode),
55         .result(alu_result)
56     );
57
58     RegisterFile reg_file (
59         .clk(clk),
60         .write_addr(write_addr),
61         .write_data(alu_result),
62         .write_enable(write_enable),
63         .read_addr(read_addr),
64         .read_data(read_data)
65     );
66 endmodule
67

```

TESTBENCH FILE CODE:

```

Hackathon > new > E processor_tb.v
1 module Testbench; reg clk; reg [7:0] A; reg [7:0] B; reg [1:0] opcode; reg [2:0] write_addr; reg write_enable; reg [2:0] read_addr; wire [7:0] read_data;
2
3 Processor uut (.clk(clk), .A(A), .B(B), .opcode(opcode), .write_addr(write_addr), .write_enable(write_enable), .read_addr(read_addr), .read_data(read_data)
4 );
5
6 initial begin
7     clk = 0;
8     forever #5 clk = ~clk;
9 end
10
11 initial begin
12     $dumpfile("processor_tb.vcd");
13     $dumpvars(0, Testbench);
14 end
15
16 initial begin
17     A = 8'b1001100; B = 8'b10101010; opcode = 2'b00;
18     write_addr = 3'b000; write_enable = 1; read_addr = 3'b000;
19     #10;
20     write_enable = 0;
21     #10;
22     $display("Inputs: A = %b, B = %b, Opcode = %b", A, B, opcode);
23     $display("AND Result: %b", read_data);
24
25     A = 8'b1001100; B = 8'b10101010; opcode = 2'b01;
26     write_addr = 3'b001; write_enable = 1; read_addr = 3'b001;
27     #10;
28     write_enable = 0;
29     #10;
30     $display("Inputs: A = %b, B = %b, Opcode = %b", A, B, opcode);
31     $display("OR Result: %b", read_data);
32
33     A = 8'b1001100; B = 8'b10101010; opcode = 2'b10;
34     write_addr = 3'b010; write_enable = 1; read_addr = 3'b010;
35     #10;
36     write_enable = 0;
37     #10;
38     $display("Inputs: A = %b, B = %b, Opcode = %b", A, B, opcode);
39     $display("NAND Result: %b", read_data);
40
41     A = 8'b1001100; B = 8'b10101010; opcode = 2'b11;
42     write_addr = 3'b011; write_enable = 1; read_addr = 3'b011;
43     #10;
44     write_enable = 0;
45     #10;
46     $display("Inputs: A = %b, B = %b, Opcode = %b", A, B, opcode);
47     $display("NOR Result: %b", read_data);
48
49     #10;
50     $finish;
51 end
52 endmodule

```

TERMINAL:

```

● rtk5@penguin: ~/PES/DDCO-sem-3/Hackathon/new$ iverilog -o test processor.v processor_tb.v
● rtk5@penguin: ~/PES/DDCO-sem-3/Hackathon/new$ vvp test
VCD info: dumpfile processor_tb.vcd opened for output.
Inputs: A = 11001100, B = 10101010, Opcode = 00
AND Result: 10001000
Inputs: A = 11001100, B = 10101010, Opcode = 01
OR Result: 11101110
Inputs: A = 11001100, B = 10101010, Opcode = 10
NAND Result: 01110111
Inputs: A = 11001100, B = 10101010, Opcode = 11
NOR Result: 00010001
● rtk5@penguin: ~/PES/DDCO-sem-3/Hackathon/new$ gtkwave processor_tb.vcd

```

GTKWave Analyzer v3.3.118 (w)1999-2023 BSI

[0] start time.

[90] end time.

GTKWAVE | Touch screen detected, enabling gestures.

Exiting.

```

○ rtk5@penguin: ~/PES/DDCO-sem-3/Hackathon/new$ █

```

GTKWAVE:



