Digital Design and Computer Organization Laboratory 3rd Semester, Academic Year 2024

Date: 3/10/2024

Name: Rithvik Rajesh	SRN:	Section:	Н
Matta	PES2UG23CS485		
Week#6	Program Nun	nber:	_6
Aim of the Experiment	••		

CONSTRUCT A REGISTER FILE, FROM WHICH TWO 16-BIT VALUES CAN BE READ, AND TO WHICH ONE 16-BIT VALUE WRITTEN, EVERY CLOCK CYCLE.GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE TRUTH TABLE

- I. Verilog Code Screenshot
- II. Verilog VVP Output Screen Shot
- III. GTKWAVE Screenshot
- IV. Output Table (Truth Table) to be completed and included

```
week 6 > ≣ alu.v
       module fa (input wire i0, i1, cin, output wire sum, cout);
            wire t0, t1, t2;
            and2 _i1 (i0, i1, t0);
and2 _i2 (i1, cin, t1);
            and2 _i3 (cin, i0, t2);
       module addsub (input wire addsub, i0, i1, cin, output wire sumdiff, cout);
          wire t;
           fa _i0 (i0, t, cin, sumdiff, cout);
          xor2 _i1 (i1, addsub, t);
        endmodule
       module alu_slice (input wire [1:0] op, input wire i0, i1, cin,
       butput wire o, cout);
           wire t_sumdiff, t_and, t_or, t_andor;
            addsub _i0 (op[0], i0, i1, cin, t_sumdiff, cout);
            or2 _i2 (i0, i1, t_or);
            mux2 _i4 (t_sumdiff, t_andor, op[1], o);
       module alu (input wire [1:0] op, input wire [15:0] i0, i1,
            output wire [15:0] o, output wire cout);
           alu_slice _i0 (op, i0[0], i1[0], op[0] , o[0], c[0]);
alu_slice _i1 (op, i0[1], i1[1], c[0], o[1], c[1]);
            alu_slice _i2 (op, i0[2], i1[2], c[1], o[2], c[2]);
           alu_slice _i3 (op, i0[3], i1[3], c[2], o[3], c[3]);
alu_slice _i4 (op, i0[4], i1[4], c[3], o[4], c[4]);
alu_slice _i5 (op, i0[5], i1[5], c[4], o[5], c[5]);
            alu_slice _i7 (op, i0[7], i1[7], c[6], o[7], c[7]);
alu_slice _i8 (op, i0[8], i1[8], c[7], o[8], c[8]);
            alu_slice _i9 (op, i0[9], i1[9], c[8], o[9], c[9]);
           alu_slice _i10 (op, i0[10], i1[10], c[9], o[10], c[10]);
alu_slice _i11 (op, i0[11], i1[11], c[10], o[11], c[11]);
alu_slice _i12 (op, i0[12], i1[12], c[11], o[12], c[12]);
            alu_slice _i14 (op, i0[14], i1[14], c[13], o[14], c[14]); alu_slice _i15 (op, i0[15], i1[15], c[14], o[15], cout);
        endmodule
```

```
File Edit Selection View Go Run Terminal Help
                                                                                                                          module reg16(input wire clk,reset,load,input wire [15:0]din,output wire [15:0]r);
                                                                                                                                                     Jule regl6(input wire clk, reset, load, input ffr1 dl(clk, reset, load, din[0], r[0]); dfr1 dl(clk, reset, load, din[0], r[0]); dfr1 dl(clk, reset, load, din[1], r[1]); dfr1 d2(clk, reset, load, din[2], r[2]); dfr1 d3(clk, reset, load, din[3], r[3]); dfr1 d4(clk, reset, load, din[4], r[4]); dfr1 d5(clk, reset, load, din[6], r[5]); dfr1 df(clk, reset, load, din[7], r[7]); dfr1 df(clk, reset, load, din[8], r[8]); dfr1 dg(clk, reset, load, din[8], r[8]); dfr1 dg(clk, reset, load, din[8], r[9]); dfr1 dl(clk, reset, load, din[1], r[10]); dfr1 dl1(clk, reset, load, din[12], r[12]); dfr1 dl3(clk, reset, load, din[12], r[12]); dfr1 dl4(clk, reset, load, din[13], r[13]); dfr1 dl4(clk, reset, load, din[13], r[13]); dfr1 dl5(clk, reset, load, din[13], r[15]); dfr1 dl5(clk, reset, load, din[13], r[15]);
             Ç.
             4
                                                                                                                     module reg_file (input wire clk, reset, wr, input wire [2:0] rd_addr_a, rd_addr_b, wr_addr, input wire [15:0] d_in, output wire [15:0] d_out_a, d_out_b); wire [0:15]0ad, rd_in, 
                                                                                                                                                       reg16 reg6(clk,reset,load(6),d_in,r6);
reg16 reg7(clk,reset,load(7),d_in,r7);
mux128_16 mm0(r0,r1,r2,r3,r4,r5,r6,r7,rd_addr_a[0],rd_addr_a[1],
rd_addr_a[2],d_out_a);
mux128_16 mm0[r0,r1,r2,r3,r4,r5,r6,r7,rd_addr_b[0],rd_addr_b[1],
d_addr_b[2],d_out_b);
                                                                                                                  module mux128_16(input wire [15:0]i0,i1,i2,i3,i4,i5,i6,i7,input wire s0,s1,s2, output wire [15:0]o):

mux8 mx0((i0[0],i1[0],i2[0],i3[0],i4[0],i5[0],i6[0],i7[0]),s2,s1,s0,o[0]);

mux8 mx1((i0[1],i1[1],i2[1],i3[1],i4[1],i5[1],i6[1],i7[1]),s2,s1,s0,o[1]);

mux8 mx2((i0[2],i1[2],i2[2],i3[2],i4[2],i5[2],i6[2],i7[2]),s2,s1,s0,o[3]);

mux8 mx3((i0[3],i1[3],i2[3],i3[3],i4[3],i5[3],i6[3],i7[3]),s2,s1,s0,o[3]);

mux8 mx4((i0[4],i1[4],i2[4],i3[4],i4[4],i5[4],i6[4],i7[4]),s2,s1,s0,o[4]);

mux8 mx5((i0[6],i1[6],i2[6],i3[6],i4[6],i5[6],i7[6]),s2,s1,s0,o[6]);

mux8 mx7((i0[7],i1[7],i2[7],i3[7],i4[7],i5[7],i7[7],i7[7],s2,s1,s0,o[7]);

mux8 mx8((i0[8],i1[8],i2[8],i3[8],i4[8],i5[8],i5[8],i7[8]),s2,s1,s0,o[8]);

mux8 mx9((i0[9],i1[9],i2[9],i3[0],i4[9],i5[9],i6[9],i7[9]),s2,s1,s0,o[9]);

mux8 mx9((i0[0],i1[10],i2[1],i3[0],i4[0],i5[0],i6[1],i7[1]),s2,s1,s0,o[0]);

mux8 mx1((i0[10],i1[10],i2[1],i3[1],i4[1],i5[1],i6[1],i7[1]),s2,s1,s0,o[10]);

mux8 mx1((i0[11],i1[1],i2[1],i3[1],i3[1],i5[1],i5[1],i5[1],i7[1],s2,s1,s0,o[10]);
                                                                                                                                                               mux8 mx11({i0[11],i1[11],i2[11],i3[11],i4[11],i5[11],i6[11],i7[11]},s2,s1,s0,o[11])
                                                                                                                                                          mux8 mx12({i0[12],i1[12],i2[12],i3[12],i4[12],i5[12],i6[12],i7[12]),s2,s1,s0,o[12]);
mux8 mx13({i0[13],i1[13],i2[13],i3[13],i4[13],i5[13],i6[13],i7[13]),s2,s1,s0,o[13]);
mux8 mx14({i0[14],i1[14],i2[14],i3[14],i4[14],i5[14],i6[14],i7[14],i52,s1,s0,o[14]),
mux8 mx15({i0[15],i1[15],i2[15],i3[15],i4[15],i5[15],i6[15],i7[15]),s2,s1,s0,o[15]);
                                                                                                                  module mux2for16(input wire [15:0] din_regular, alu_out, input wire selector, output wire [15:0]din_final);

mux2 m0(din_regular[0], alu_out[0], selector, din_final[0]);

mux2 m3(din_regular[1], alu_out[1], selector, din_final[1]);

mux2 m3(din_regular[2], alu_out[2], selector, din_final[2]);

mux2 m3(din_regular[3], alu_out[3], selector, din_final[3]);

mux2 m3(din_regular[4], alu_out[4], selector, din_final[4]);

mux2 m3(din_regular[6], alu_out[6], selector, din_final[6]);

mux2 m3(din_regular[7], alu_out[6], selector, din_final[6]);

mux2 m3(din_regular[8], alu_out[8], selector, din_final[8]);

mux2 m3(din_regular[8], alu_out[8], selector, din_final[8]);

mux2 m3(din_regular[1], alu_out[1], selector, din_final[1]);

mux2 m3(din_regular[1], alu_out[1], selector, din_final[1]);
```

```
module mux128_16(input wire [15:0]i0,i1,i2,i3,i4,i5,i6,i7,input wire s0,s1,s2,
output wire [15:0]o);
      \begin{array}{l} \max 8 \ \max(\{i0[1],i1[1],i2[1],i3[1],i4[1],i5[1],i6[1],i7[1]\},s2,s1,s0,o[1]); \\ \max 8 \ \max(\{i0[2],i1[2],i2[2],i3[2],i4[2],i5[2],i6[2],i7[2]\},s2,s1,s0,o[2]); \end{array}
      mux8 mx3({i0[3],i1[3],i2[3],i3[3],i4[3],i5[3],i6[3],i7[3]},s2,s1,s0,o[3]);
      s0,o[10]);
      mux8 mx12({i0[12],i1[12],i2[12],i3[12],i4[12],i5[12],i6[12],i7[12]},s2,s1,
      s0,o[12]);
      mux8 mx13({i0[13],i1[13],i2[13],i3[13],i4[13],i5[13],i6[13],i7[13]},s2,s1,
       \  \  \, mux8\ mx14(\{i0[14],i1[14],i2[14],i3[14],i4[14],i5[14],i6[14],i7[14]\},s2,s1,\\
endmodule
 output wire [15:0]din_final);
     mux2 m1(din_regular[1], alu_out[1], selector, din_final[1]);
mux2 m2(din_regular[2], alu_out[2], selector, din_final[2]);
mux2 m3(din_regular[3], alu_out[3], selector, din_final[3]);
      mux2 m4(din_regular[4], alu_out[4], selector, din_final[4]);
      mux2 m5(din_regular[5], alu_out[5], selector, din_final[5]);
      mux2 m6(din_regular[6], alu_out[6], selector, din_final[6]);
      mux2 m7(din_regular[7], alu_out[7], selector, din_final[7]);
     mux2 ms(din_regular[8], alu_out[8], selector, din_final[8]);
mux2 m9(din_regular[9], alu_out[9], selector, din_final[9]);
mux2 m10(din_regular[10], alu_out[10], selector, din_final[10]);
mux2 m12(din_regular[11], alu_out[11], selector, din_final[11]);
mux2 m12(din_regular[12], alu_out[12], selector, din_final[12]);
mux2 m13(din_regular[13], alu_out[13], selector, din_final[14]);
mux2 m15(din_regular[14], alu_out[14], selector, din_final[14]);
mux2 m15(din_regular[15], alu_out[15], selector, din_final[15]);
endmodule
module reg_alu (input wire clk, reset, sel, wr, input wire [1:0] op,
           rd_addr_b, wr_addr, input wire [15:0] d_in,
            output wire [15:0] d_out_a, d_out_b, output wire cout);
     wire [15:0] alu_out;
wire [15:0] newdin;
      mux2for16 select(d_in, alu_out, sel, newdin);
      reg_file new_reg(clk, reset, wr, rd_addr_a, rd_addr_b,
       wr_addr, newdin, d_out_a, d_out_b);
endmodule
```

```
timescale 1 ns / 100 ps
  define TESTVECS 8
   reg [1:0] op;
   reg [2:0] rd_addr_a, rd_addr_b, wr_addr; reg [15:0] d_in; wire [15:0] d_out_a, d_out_b; reg [28:0] test_vecs [0:(`TESTVECS-1)];
    integer i;
   initial begin $dumpfile("tb_reg_alu.vcd"); $dumpvars(0,tb); end
initial begin reset = 1'b1; #12.5 reset = 1'b0; end
initial clk = 1'b0; always #5 clk =~ clk;
    initial begin
       test_vecs[0][28] = 1'b0; test_vecs[0][27] = 1'b1; test_vecs[0][26:25] = 2'bxx;
test_vecs[0][24:22] = 3'ox; test_vecs[0][21:19] = 3'ox;
test_vecs[0][18:16] = 3'h3; test_vecs[0][15:0] = 16'hcdef;
       test_vecs[1][24:22] = 3'ox; test_vecs[1][21:19] = 3'ox; test_vecs[1][18:16] = 3'o7; test_vecs[1][15:0] = 16'h3210;
       test_vecs[2][24:22] = 3'o3; test_vecs[2][21:19] = 3'o7;
test_vecs[2][18:16] = 3'o5; test_vecs[2][15:0] = 16'h4567;
       test_vecs[3][24:22] = 3'o1; test_vecs[3][21:19] = 3'o5;
test_vecs[3][18:16] = 3'o1; test_vecs[3][15:0] = 16'hba98;
       test_vecs[4][24:22] = 3'o1; test_vecs[4][21:19] = 3'o5;
test_vecs[4][18:16] = 3'o1; test_vecs[4][15:0] = 16'hxxxx;
        test vecs[5][28] = 1'b1: test vecs[5][27] = 1'b1: test vecs[5][26:25] = 2'b00:
       test_vecs[5][24:22] = 3'o1; test_vecs[5][21:19] = 3'o5;
test_vecs[5][18:16] = 3'o2; test_vecs[5][15:0] = 16'hxxxx;
       test_vecs[6][28] = 1'b1; test_vecs[6][27] = 1'b1; test_vecs[6][26:25] = 2'b01;
test_vecs[6][24:22] = 3'o2; test_vecs[6][21:19] = 3'o7;
test_vecs[6][18:16] = 3'o4; test_vecs[6][15:0] = 16'hxxxx;
      test_vecs[7][28] = 1'b1; test_vecs[7][27] = 1'b0; test_vecs[7][26:25] = 2'b01; test_vecs[7][24:22] = 3'o4; test_vecs[7][21:19] = 3'o4; test_vecs[7][18:16] = 3'ox; test_vecs[7][15:0] = 16'hxxxx;
   initial {sel, wr, op, rd_addr_a, rd_addr_b, wr_addr, d_in} = 0;
reg_alu reg_alu_0 (clk, reset, sel, wr, op, rd_addr_a, rd_addr_b, wr_addr, d_in,
   d_out_a, d_out_b, cout);
initial begin
       #6 for(i=0;i<`TESTVECS;i=i+1)
| begin #10 (sel, wr, op, rd_addr_a, rd_addr_b, wr_addr, d_in)=test_vecs[i];
       #100 $finish;
      ***Smonitor(||Time = %0t , Sel = %b , Wr = %b , Op = %b , RdAddrA = %b , RdAddrB = %b ,
| WrAddr = %b , DIn = %h , DOutA = %h , DOutB = %h , Cout = %b",
| $time, sel, wr, op, rd_addr_a, rd_addr_b, wr_addr, d_in, d_out_a, d_out_b,
endmodule
```


Terminal Output

```
rithvikmatta@penguin:~/PES/DDCO-sem-3/week 6$ iverilog -o test lib.v alu.v reg_alu.v tb_reg_alu.v
rithvikmatta@penguin:~/PES/DDCO-sem-3/week 6$ vvp test
VCD info: dumpfile tb_reg_alu.vcd opened for output.
Time = 0 , Sel = 0 , Wr = 0 , Op = 00 , RdAddrA = 000 , RdAddrB = 000 , WrAddr = 000 , DIn = 0000 , DOutA = xxxx , DOutB = xxxx , Cout = x
Time = 50 , Sel = 0 , Wr = 0 , Op = 00 , RdAddrA = 000 , RdAddrB = 000 , WrAddr = 000 , DIn = 0000 , DOutA = 0000 , DOutB = 0000 , Cout = 0
Time = 160 , Sel = 0 , Wr = 1 , Op = xx , RdAddrA = xxx , RdAddrB = xxx , WrAddr = 011 , DIn = cdef , DOutA = 0000 , DOutB = 0000 , Cout = x
Time = 250 , Sel = 0 , Wr = 1 , Op = xx , RdAddrA = xxx , RdAddrB = xxx , WrAddr = 011 , DIn = cdef , DOutA = XXXx , DOutB = XXXx , Cout = x
Time = 260 , Sel = 0 , Wr = 1 , Op = xx , RdAddrA = xxx , RdAddrB = xxx , WrAddr = 111 , DIn = 3210 , DOutA = XXXx , DOutB = XXXx , Cout = x
Time = 350 , Sel = 0 , Wr = 1 , Op = xx , RdAddrA = xxx , RdAddrB = xxx , WrAddr = 111 , DIn = 3210 , DOutA = xxxx , DOutB = xxxx , Cout = x
Time = 360 , Sel = 0 , Wr = 1 , Op = xx , RdAddrA = 011 , RdAddrB = 111 , WrAddr = 101 , DIn = 4567 , DOutA = 0000 , DOutB = 3210 , Cout = x
Time = 460 , Sel = 0 , Wr = 1 , Op = xx , RdAddrA = 001 , RdAddrB = 101 , WrAddr = 001 , DIn = ba98 , DOutA = 0000 , DOutB = 4567 , Cout = x
Time = 560 , Sel = 0 , Wr = 0 , Op = xx , RdAddrA = 001 , RdAddrB = 101 , WrAddr = 001 , DIn = xxxx , DOutA = 0000 , DOutB = 4567 , Cout = x
Time = 660 , Sel = 1 , Wr = 1 , Op = 00 , RdAddrA = 001 , RdAddrB = 101 , WrAddr = 010 , DIn = xxxx , DOutA = 0000 , DOutB = 4567 , Cout = 0
Time = 760 , Sel = 1 , Wr = 1 , Op = 01 , RdAddrA = 010 , RdAddrB = 111 , WrAddr = 100 , DIn = xxxx , DOutA = 4567 , DOutB = 3210 , Cout = 1
Time = 860 , Sel = 1 , Wr = 0 , Op = 01 , RdAddrA = 100 , RdAddrB = 100 , WrAddr = xxx , DIn = xxxx , DOutA = ba98 , DOutB = ba98 , Cout = 1
rithvikmatta@penguin:~/PES/DDCO-sem-3/week 6$ gtkwave tb reg alu.vcd
GTKWave Analyzer v3.3.118 (w)1999-2023 BSI
[0] start time.
[186000] end time.
GTKWAVE | Touch screen detected, enabling gestures.
```

Gtkwave







• Truth table:

```
Time = 0 , Sel = 0 , Wr = 0 , Op = 00 , RdAddrA = 000 , RdAddrB = 000 , WrAddr = 000 , DIn = 0000 , DOutA = xxxx , DOutB = xxxx , Cout
 Time = 50 , Sel = 0 , Wr = 0 , Op = 00 , RdAddrA = 000 , RdAddrB = 000 , WrAddr = 000 , DIn = 0000 , DOutA = 0000 , DOutB = 0000 , Cout = 0
Time = 160 , Sel = 0 , Wr = 1 , Op = xx , RdAddrA = xxx , RdAddrB = xxx , WrAddr = 011 , DIn = cdef , DOutA = 0000 , DOutB = 0000 , Cout = x
 \text{Time = 250 , Sel = 0 , Wr = 1 , Op = xx , RdAddrA = xxx , RdAddrB = xxx , WrAddr = 011 , DIn = cdef , DOutA = XXXx , RdAddrB = xxx , WrAddr = 011 , DIn = cdef , DOutA = XXXx , WrAddr = 011 , DIn = cdef , DOutA = XXXx , WrAddr = 011 , DIn = cdef , DOutA = XXXx , WrAddr = 011 , DIn = cdef , DOutA = XXXx , WrAddr = 011 , DIn = cdef , DOutA = XXXX , WrAddr = 011 , DIn = cdef , DOutA = XXXX , WrAddr = 011 , DIn = cdef , DOutA = XXXX , WrAddr = 011 , DIn = cdef , DOutA = XXXX , WrAddr = 011 , DIn = cdef , DOutA = XXXX , WrAddr = 011 , DIn = cdef , DOutA = XXXX , WrAddr = 011 , DIn = cdef , DOutA = XXXX , WrAddr = 011 , DIn = cdef , DOutA = XXXX , WrAddr = 011 , DIn = cdef , DOutA = XXXX , WrAddr = 011 , DIn = cdef , DOutA = XXXX , WrAddr = 011 , DIn = cdef , DOutA = XXXX , WrAddr = 011 , DOUTA = XXX , WRADDR = XXX
                                                                                                                                                                                                                                                                                                                                               Cout = x
Time = 260 , Sel = 0 , Wr = 1 , Op = xx , RdAddrA = xxx , RdAddrB = xxx ,
                                                                                                                                                                                                                                                                                                                                               Cout = x
                                                                                                                                                   RdAddrB = xxx ,
Time = 350 , Sel = 0 , Wr = 1 , Op = xx , RdAddrA = xxx ,
                                                                                                                                                                                                                                                                                                         DOutB = xxxx
 Time = 360 , Sel = 0 , Wr = 1 , Op = xx , RdAddrA = 011 ,
                                                                                                                                                   RdAddrB = 111 ,
                                                                                                                                                                                                                                                                   DOutA = 0000
                                                                                                                                                                                                                                                                                                         DOutB = 3210
Time = 460 , Sel = 0 , Wr = 1 , Op = xx , RdAddrA = 001 ,
                                                                                                                                                   RdAddrB = 101 ,
                                                                                                                                                                                                                                                                   DOutA = 0000
                                                                                                          RdAddrA = 001 ,
                                                                                                                                                   RdAddrB = 101 ,
                                                                                                                                                                                            WrAddr = 001 , DIn = xxxx , DOutA = 0000
                                                                                                                                                                                                                                                                                                         DOutB = 4567
Time = 660 , Sel = 1 , Wr = 1 , Op = 00 , RdAddrA = 001 , RdAddrB = 101 , WrAddr = 010 , DIn = xxxx , DOutA = 0000 , DOutB = 4567
Time = 860 , Sel = 1 , Wr = 0 , Op = 01 , RdAddrA = 100 , RdAddrB = 100 , WrAddr = xxx , DIn = xxxx , DoutA = ba98 , DOutB = ba98 , Cout =
```

s e I		o p										d_i n	Output
28	27	26 - 25	2 4	23	22	21	20	1 9	1 8	17	1	Bit15 to Bit 0	

0	1	xx	Х	X	x	X	X	X	0	1	1	CDE F	Reg3= 0000
0	1	XX	X	X	x	x	X	X	1	1	1	3210	Reg7= 4567
0	1	XX	0	1	1	1	1	1	1	0	1	4567	Reg5= ba98
0	1	XX	0	0	1	1	0	1	0	0	1	BA9 8	Reg1= ba98
0	0	XX	0	0	1	1	0	1	0	0	1	xxxx	d_out_a=0000 d_out_b=4567
1	1	00	0	0	1	1	0	1	0	1	0	XXXX	Reg2=4567+BA98 =FFFF, cout =0
1	1	01	0	1	0	1	1	1	1	0	0	xxxx	Reg4 = FFFF-3210=CDEF, cout=1
1	0	01	1	0	0	1	0	0	X	х	x	xxxx	d_out_a- d_out_b= =CDEF- CDEF=0000