

Digital Design and Computer Organization Laboratory

3rd Semester, Academic Year 2024

Date: 20/10/2024

Team members:	SRN:	Section: H
Rithvik Rajesh Matta	PES2UG23CS485	
Rishi A Sheth	PES2UG23CS479	
Rohan	PES2UG23CS489	
Ritesh M	PES2UG23CS483	

Aim of the Experiment:

TO DESIGN AND IMPLEMENT A 3-BIT UP/DOWN COUNTER THAT INCREMENTS OR DECREMENTS ITS COUNT VALUE BASED ON CONTROL SIGNALS, FOLLOWED BY GENERATING THE VERILOG VVP OUTPUT AND SIMULATION WAVEFORM USING GTK WAVE, AND VERIFYING THE OUTPUT AND WAVEFORM AGAINST THE TRUTH TABLE.

I. Verilog Code Screenshot

mini project > UpDown.v

```
1
2 // 3-bit Up-Down Counter
3 module up_down_counter(Q, clk, up_down);
4     input clk, up_down;
5     output reg [2:0] Q;
6
7     initial begin
8         Q = 3'b000; // Initialize counter to zero
9     end
10
11     always @(posedge clk) begin
12         if (up_down) begin
13             Q <= Q + 1; // Count up
14         end else begin
15             Q <= Q - 1; // Count down
16         end
17     end
18 endmodule
19
```

```

mini project > UpDown_tb.v
1  `timescale 1ns / 1ps
2
3  module tb_up_down_counter;
4
5  // Inputs
6  reg clk;
7  reg up_down;
8
9  // Outputs
10 wire [2:0] Q;
11
12 // Instantiate the Unit Under Test (UUT)
13 up_down_counter uut (
14     .Q(Q),
15     .clk(clk),
16     .up_down(up_down)
17 );
18
19 // Clock Generation: Toggle every 10 ns
20 initial begin
21     clk = 0;
22     forever #5 clk = ~clk; // Toggle clock every 5 ns (10 ns period)
23 end
24
25 // Test stimulus
26 initial begin
27     // Initialize Inputs
28     up_down = 1; // Start by counting up
29
30     // Print the state every clock cycle
31     forever begin
32         @(posedge clk); // Wait for the rising edge of clk
33         $display("At time %t: clk = %b, up_down = %b, Q = %b", $time, clk, up_down, Q);
34     end
35 end
36
37 // Additional stimulus
38 initial begin
39     // Run for some time with 'up_down = 1' (UP)
40     #80; // Run for 80 ns (8 clock cycles)
41
42     // Change to 'up_down = 0' (DOWN)
43     up_down = 0;
44
45     // Run for another 80 ns (8 clock cycles)
46     #80;
47
48     // Finish the simulation
49     $finish;
50 end
51
52 // Generate VCD file for GTKWave
53 initial begin
54     $dumpfile("up_down_counter.vcd"); // VCD output file
55     $dumpvars(0, tb_up_down_counter); // Dump all variables
56 end
57
58 endmodule
59

```


II. Verilog VVP Output Screen Shot

```
● rithvikmatta@penguin:~/PES/DDCO-sem-3/mini project$ iverilog -o proj UpDown.v 'UpDown_tb.v'
● rithvikmatta@penguin:~/PES/DDCO-sem-3/mini project$ vvp proj
VCD info: dumpfile up_down_counter.vcd opened for output.
At time          5000: clk = 1, up_down = 1, Q = 000
At time         15000: clk = 1, up_down = 1, Q = 001
At time         25000: clk = 1, up_down = 1, Q = 010
At time         35000: clk = 1, up_down = 1, Q = 011
At time         45000: clk = 1, up_down = 1, Q = 100
At time         55000: clk = 1, up_down = 1, Q = 101
At time         65000: clk = 1, up_down = 1, Q = 110
At time         75000: clk = 1, up_down = 1, Q = 111
At time         85000: clk = 1, up_down = 0, Q = 000
At time         95000: clk = 1, up_down = 0, Q = 111
At time        105000: clk = 1, up_down = 0, Q = 110
At time        115000: clk = 1, up_down = 0, Q = 101
At time        125000: clk = 1, up_down = 0, Q = 100
At time        135000: clk = 1, up_down = 0, Q = 011
At time        145000: clk = 1, up_down = 0, Q = 010
At time        155000: clk = 1, up_down = 0, Q = 001
● rithvikmatta@penguin:~/PES/DDCO-sem-3/mini project$ gtkwave up_down_counter.vcd

GTKWave Analyzer v3.3.118 (w)1999-2023 BSI

[0] start time.
[160000] end time.
GTKWAVE | Touch screen detected, enabling gestures.
Exiting.
○ rithvikmatta@penguin:~/PES/DDCO-sem-3/mini project$
```

III. GTKWAVE Screenshot



IV. Output Table (Truth Table)

<u>M</u>	<u>Q3</u>	<u>Q2</u>	<u>Q1</u>
----------	-----------	-----------	-----------

Up counter

0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
0	0	0	0

Down counter

1	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	0	1	0