

# Digital Design and Computer Organization Laboratory

3rd Semester, Academic Year 2024

Date: 23/08/2024

Name: Rithvik Rajesh Matta	SRN: PES2UG23CS485	Section: H
-------------------------------	-----------------------	------------

Week# \_\_\_\_ 3 \_\_\_\_

TITLE:

**implement half adder, full adder and ripple carry order for 4 bit number.**

**GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING  
GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE  
TRUTH TABLE**

## 1) HALF ADDER

A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

week 3 > ≡ halfAdder.v

```
1  module andgate (y, a, b);
2  input a, b;
3  output y;
4  assign y = a & b;
5  endmodule
6
7  module orgate (y, a, b);
8  input a, b;
9  output y;
10 assign y = a | b;
11 endmodule
12
13 module xorgate(y, a, b);
14 input a, b;
15 output y;
16 assign y = a ^ b;
17 endmodule
18
19 module halfadder(sum, carry, A, B);
20 input A, B;
21 output sum, carry;
22
23 xorgate X1(.y(sum), .a(A), .b(B)); // sum = A ^ B
24 andgate A1(.y(carry), .a(A), .b(B)); // carry = A & B
25
26 endmodule
27
```

week 3 > ≡ halfAdder\_tb.v

```
1  module halfadder_tb;
2  reg A, B;
3  wire sum, carry;
4
5  halfadder M1(.sum(sum), .carry(carry), .A(A), .B(B));
6
7  initial begin
8      A = 1'b0; B = 1'b0;
9      #20 A = 1'b0; B = 1'b1;
10     #20 A = 1'b1; B = 1'b0;
11     #20 A = 1'b1; B = 1'b1;
12 end
13
14 initial begin
15     $monitor($time, " A=%b, B=%b, sum=%b, carry=%b", A, B, sum, carry);
16 end
17
18 initial begin
19     $dumpfile("halfadder.vcd");
20     $dumpvars(0, halfadder_tb);
21 end
22
23 endmodule
24
```

rithvikmatta@penguin:~/PES/DDCO-sem-3/week 3\$ iverilog -o ha halfAdder.v halfAdder\_tb.v

rithvikmatta@penguin:~/PES/DDCO-sem-3/week 3\$ vvp ha

VCD info: dumpfile halfadder.vcd opened for output.

0 A=0, B=0, sum=0, carry=0

20 A=0, B=1, sum=1, carry=0

40 A=1, B=0, sum=1, carry=0

60 A=1, B=1, sum=0, carry=1

rithvikmatta@penguin:~/PES/DDCO-sem-3/week 3\$ gtkwave halfadder.vcd


GTKWave Analyzer v3.3.118 (w)1999-2023 BSI

[0] start time.

[60] end time.

GTKWAVE | Touch screen detected, enabling gestures.

Exiting.



## 2)FULL ADDER

A	B	C	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

week 3 > ≡ fullAdder.v

```
1  module andgate (y, a, b);
2  input a, b;
3  output y;
4  assign y = a & b;
5  endmodule
6
7  module orgate (y, a, b);
8  input a, b;
9  output y;
10 assign y = a | b;
11 endmodule
12
13 module xorgate(y, a, b);
14 input a, b;
15 output y;
16 assign y = a ^ b;
17 endmodule
18
19 module halfadder(sum, carry, A, B);
20 input A, B;
21 output sum, carry;
22 xorgate X1(.y(sum), .a(A), .b(B)); // sum = A ^ B
23 andgate A1(.y(carry), .a(A), .b(B)); // carry = A & B
24 endmodule
25
26 module fulladder(sum, carry, A, B, C);
27 input A, B, C;
28 output sum, carry;
29 wire W1, W2, C1;
30 halfadder HA1(.sum(W1), .carry(W2), .A(A), .B(B)); // First half-adder
31 halfadder HA2(.sum(sum), .carry(C1), .A(W1), .B(C)); // Second half-adder
32 orgate OG(.y(carry), .a(W2), .b(C1)); // OR gate
33 endmodule
34
```

```

week 3 > ≡ fulladder_tb.v
1  module fulladder_tb;
2  reg A, B, C;
3  wire sum, carry;
4
5  fulladder M1(.sum(sum), .carry(carry), .A(A), .B(B), .C(C));
6
7  initial begin
8  #0 A = 1'b0; B = 1'b0; C = 1'b0;
9  #20 A = 1'b0; B = 1'b1; C = 1'b0;
10 #20 A = 1'b1; B = 1'b0; C = 1'b0;
11 #20 A = 1'b1; B = 1'b1; C = 1'b0;
12 #20 A = 1'b0; B = 1'b0; C = 1'b1;
13 #20 A = 1'b0; B = 1'b1; C = 1'b1;
14 #20 A = 1'b1; B = 1'b0; C = 1'b1;
15 #20 A = 1'b1; B = 1'b1; C = 1'b1;
16 end
17
18 initial begin
19     $monitor($time, " A=%b, B=%b, C=%b, sum=%b, carry=%b", A, B, C, sum, carry);
20 end
21
22 initial begin
23     $dumpfile("fulladder.vcd");
24     $dumpvars(0, fulladder_tb);
25 end
26
27 endmodule
28

```

```

rithvikmatta@penguin:~/PES/DDCO-sem-3/week 3$ iverilog -o fa fulladder.v fulladder_tb.v

```

```

rithvikmatta@penguin:~/PES/DDCO-sem-3/week 3$ vvp fa

```

```

VCD info: dumpfile fulladder.vcd opened for output.

```

```

    0 A=0, B=0, C=0, sum=0, carry=0
   20 A=0, B=1, C=0, sum=1, carry=0
   40 A=1, B=0, C=0, sum=1, carry=0
   60 A=1, B=1, C=0, sum=0, carry=1
   80 A=0, B=0, C=1, sum=1, carry=0
  100 A=0, B=1, C=1, sum=0, carry=1
  120 A=1, B=0, C=1, sum=0, carry=1
  140 A=1, B=1, C=1, sum=1, carry=1

```

```

rithvikmatta@penguin:~/PES/DDCO-sem-3/week 3$ gtkwave fulladder.vcd

```

```

GTKWave Analyzer v3.3.118 (w)1999-2023 BSI

```

```

[0] start time.

```

```

[140] end time.

```

```




GTKWAVE | Touch screen detected, enabling gestures.

```




```


Exiting.

```









### 3)Ripple carry adder

	a3	a2	a1	a0	b3	b2	b1	b0	cin		
	l0[3]	l0[2]	l0[1]	l0[0]	l1[3]	l1[2]	l1[1]	l1[0]	cin	Sum[3:0]	cout
TESTVECTOR[0]	0	0	0	0	0	0	0	0	0	0+0+0=0000	0
TESTVECTOR[1]	0	0	0	0	0	0	0	0	1	0+0+1=0001	0
TESTVECTOR[2]	0	0	0	1	0	0	0	1	0	1+1+0=0010	0
TESTVECTOR[3]	0	0	0	1	0	0	0	1	1	1+1+1=0011	0
TESTVECTOR[4]	0	0	1	0	0	0	1	1	0	2+3+0=0010	1
TESTVECTOR[5]	0	0	1	0	0	0	1	1	1	2+3+1=0101	0
TESTVECTOR[6]	1	0	1	0	1	0	1	1	0	A+B+0=1010	0
TESTVECTOR[7]	1	0	1	0	1	0	1	1	1	A+B+1=1011	1
TESTVECTOR[8]	1	1	1	0	1	1	1	1	0	E+F+0=1100	0
TESTVECTOR[9]	1	1	1	0	1	1	1	1	1	E+F+1=1111	1

week 3 > rippleCarryAdder.v

```
1  module andgate (y, a, b);
2  input a, b;
3  output y;
4  assign y = a & b;
5  endmodule
6
7  module orgate (y, a, b);
8  input a, b;
9  output y;
10 assign y = a | b;
11 endmodule
12
13 module xorgate(y, a, b);
14 input a, b;
15 output y;
16 assign y = a ^ b;
17 endmodule
18
19 module halfadder(sum, carry, A, B);
20 input A, B;
21 output sum, carry;
22 xorgate X1(.y(sum), .a(A), .b(B)); // sum = A ^ B
23 andgate A1(.y(carry), .a(A), .b(B)); // carry = A & B
24 endmodule
25
26 module fulladder(sum, carry, A, B, C);
27 input A, B, C;
28 output sum, carry;
29 wire W1, W2, C1;
30 halfadder HA1(.sum(W1), .carry(W2), .A(A), .B(B)); // First half-adder
31 halfadder HA2(.sum(sum), .carry(C1), .A(W1), .B(C)); // Second half-adder
32 orgate OG(.y(carry), .a(W2), .b(C1)); // OR gate
33 endmodule
34
35 module ripplecarryadder(input wire [3:0] a, b, input wire cin, output wire [3:0] sum, output wire cout);
36 wire [2:0] c;
37 fulladder u0 (.sum(sum[0]), .carry(c[0]), .A(a[0]), .B(b[0]), .C(cin)); // First
38 fulladder u1 (.sum(sum[1]), .carry(c[1]), .A(a[1]), .B(b[1]), .C(c[0])); // Second
39 fulladder u2 (.sum(sum[2]), .carry(c[2]), .A(a[2]), .B(b[2]), .C(c[1])); // Third
40 fulladder u3 (.sum(sum[3]), .carry(cout), .A(a[3]), .B(b[3]), .C(c[2])); // Fourth
41 endmodule
42
43 |
```

week 3 > E rippleCarryAdder\_tb.v

```
1  `timescale 1 ns / 100 ps
2  `define TESTVECS 10
3
4  module tb;
5      reg clk, reset;
6      reg [3:0] i0, i1;
7      reg cin;
8      wire [3:0] o;
9      wire cout;
10     reg [8:0] test_vecs [0:('TESTVECS-1)];
11     integer i;
12
13     initial begin
14         $dumpfile("rca_test.vcd");
15         $dumpvars(0, tb);
16     end
17
18     initial begin
19         reset = 1'b1;
20         #12.5 reset = 1'b0;
21     end
22
23     initial clk = 1'b0;
24     always #5 clk = ~clk;
25
26     initial begin
27         test_vecs[0] = 9'b00000000;
28         test_vecs[1] = 9'b00000001;
29         test_vecs[2] = 9'b000100010;
30         test_vecs[3] = 9'b000100011;
31         test_vecs[4] = 9'b001000100;
32         test_vecs[5] = 9'b001000101;
33         test_vecs[6] = 9'b101010110;
34         test_vecs[7] = 9'b101010111;
35         test_vecs[8] = 9'b111011110;
36         test_vecs[9] = 9'b111011111;
37     end
38
39     initial {i0, i1, cin, i} = 0;
40
41     ripplecarryadder u0 (.a(i0), .b[i1], .cin(cin), .sum(o), .cout(cout));
42
43     initial begin
44         #6
45         for (i = 0; i < 'TESTVECS; i = i + 1) begin
46             #10 {i0, i1, cin} = test_vecs[i];
47         end
48         #100 $finish;
49     end
50
51     always @(i0 or i1 or cin) begin
52         $monitor("At time = %t, i0=%b, i1=%b, cin=%b, Sum = %b, Carry = %b", $time, i0, i1, cin, o, cout);
53     end
54 endmodule
55
```

```

rithvikmatta@penguin:~/PES/DDCO-sem-3/week 3$ iverilog -o rca rippleCarryAdder.v rippleCarryAdder_tb.v
rithvikmatta@penguin:~/PES/DDCO-sem-3/week 3$ vvp rca
VCD info: dumpfile rca_test.vcd opened for output.
At time =          0, i0=0000, i1=0000, cin=0, Sum = 0000, Carry = 0
At time =        260, i0=0000, i1=0000, cin=1, Sum = 0001, Carry = 0
At time =        360, i0=0001, i1=0001, cin=0, Sum = 0010, Carry = 0
At time =        460, i0=0001, i1=0001, cin=1, Sum = 0011, Carry = 0
At time =        560, i0=0010, i1=0010, cin=0, Sum = 0100, Carry = 0
At time =        660, i0=0010, i1=0010, cin=1, Sum = 0101, Carry = 0
At time =        760, i0=1010, i1=1011, cin=0, Sum = 0101, Carry = 1
At time =        860, i0=1010, i1=1011, cin=1, Sum = 0110, Carry = 1
At time =        960, i0=1110, i1=1111, cin=0, Sum = 1101, Carry = 1
At time =       1060, i0=1110, i1=1111, cin=1, Sum = 1110, Carry = 1
rithvikmatta@penguin:~/PES/DDCO-sem-3/week 3$ gtkwave rca_test.vcd


```





GTKWave Analyzer v3.3.118 (w)1999-2023 BSI

```

[0] start time.
[206000] end time.
GTKWAVE | Touch screen detected, enabling gestures.
Exiting.
rithvikmatta@penguin:~/PES/DDCO-sem-3/week 3$


```





If found plagiarized, I will abide with the disciplinary action of the University.

Signature:

A handwritten signature in black ink on a light gray background. The signature is written in a cursive style and appears to read "Rithvik".

Name: Rithvik Rajesh Matta

SRN: PES2UG23CS485

Section: H

Date: 23/08/2024