Digital Design and Computer Organization Laboratory 3rd Semester, Academic Year 2024

Date: 09/08/2024

Name: Rithvik Rajesh Matta		SRN:	Section: H
		PES2UG23CS485	
Week#1		Program Number:	1
GENERATE THE VVP	OUTPUT AND SIN	I TO MODEL A TWO INTUITION WAVEFORM INTUITING WITH THE AND GATE TO	USING GTKWAVE.
I. Verilog Code	e Screenshot		
II. Verilog VVP	Output Scree	n Shot	
III. GTKWA	AVE Screensho	ot	
IV. Output			

AND Gate

Code:

```
4 and(y,a,b);
                                             6 begin
                                             7 #0 a=0;b=0;
                                             8 #5 a=0;b=1;
                                             9 #10 a=1;b=0;
                                            10 #15 a=1;b=1;

    and2.v


       module andgate (y,a, b,);
                                                begin
                                                 $monitor($time, "a=%b, b=%b, y=%b", a, b, y);
       input a, b;
                                                 end
       output y;
                                                 initial
       assign y = a \& b;
                                                 begin
                                                 $dumpfile("and2_test.vcd");
       endmodule
                                                 $dumpvars(0,and_test);
                                                 endmodule
```


module and_test;

reg a,b;
wire y;

Output:

GTK wave screenshot:





Output table:

Α	В	С
0	0	0
0	1	0
1	0	0
1	1	1

WRITE A VERILOG PROGRAM TO MODEL A TWO INPUT OR GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE OR GATE TRUTH TABLE

- I. Verilog Code Screenshot
- II. Verilog VVP Output Screen Shot
- III. GTKWAVE Screenshot
- IV. Output Table to be completed and included

OR Gate


Code:


```
module or_test;
                                                      reg a,b;
                                                      wire y;
                                                      or(y,a,b);
                                                      initial
                                                      begin
                                                      #0 a=0;b=0;
                                                      #5 a=0;b=1;
                                                      #10 a=1;b=0;
                                                      #15 a=1;b=1;
                                                      end
                                                      begin
                                                      $monitor($time, "a=%b, b=%b, y=%b", a, b, y);

or2.v
                                                      initial
     module orgate (y,a, b,);
                                                      begin
      input a, b;
                                                      $dumpfile("or2_test.vcd");
      output y;
                                                      $dumpvars(0,or_test);
      assign y = a \mid b;
                                                      end
      endmodule
                                                      endmodule
```

Output:

GTK wave screenshot:





Output table:

A	В	С
0	0	0
0	1	1
1	0	1
1	1	1

WRITE A VERILOG PROGRAM TO MODEL A ONE INPUT NOT GATE. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE NOT GATE TRUTH TABLE

module not_test;

reg a; wire y;

- I. Verilog Code Screenshot
- II. Verilog VVP Output Screen Shot
- III. GTKWAVE Screenshot
- IV. Output Table to be completed and included

NOT Gate


Code:

```
not(y,a);
                                            initial
                                            begin
                                            #0 a=0;
                                            #15 a=1;
                                             end
                                             initial

■ not2.v
                                             $monitor($time, "a=%b, y=%b", a, y);
      module andgate (y,a, );
                                             end
                                             initial
      input a;
                                             begin
     output y;
                                             $dumpfile("not2_test.vcd");
      assign y = !a;
                                             $dumpvars(0,not_test);
      endmodule
                                             endmodule
```

Output:

GTK wave screenshot:



Output table:

А	Y
0	1
1	0

If found plagiarized, I will abide with the disciplinary action of the University.

Signature:

Name: Rithvik Rajesh Matta

SRN: PES2UG23CS485

Section: K

Date: 09/08/2024