

Digital Design and Computer Organization Laboratory

3rd Semester, Academic Year 2024


Date: 09/08/2024

Name: Rithvik Rajesh Matta	SRN: PES2UG23CS485	Section: H
-------------------------------	-----------------------	------------

Week# ____ 2 ____

TITLE:

WRITE A VERILOG PROGRAM TO MODEL A SIMPLE CIRCUIT. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE TRUTH TABLE



A	B	C	D	E
0	0	0	1	1
0	0	1	0	0
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	1	1
1	1	1	0	0

week 2 > ≡ simple_circuit1.v

```
1  module andgate (y, a, b);
2  input a, b;
3  output y;
4  assign y = a & b;
5  endmodule
6
7  module orgate (y, a, b);
8  input a, b;
9  output y;
10 assign y = a | b;
11 endmodule
12
13 module notgate (y, a);
14 input a;
15 output y;
16 assign y = !a;
17 endmodule
18
19 module simple_circuit1 (A, B, C, D, E);
20 output D, E;
21 input A, B, C;
22 wire w1;
23 andgate G1 (w1, A, B);
24 notgate G2 (E, C);
25 orgate G3 (D, w1, E);
26 endmodule
27
```

week 2 > C simple_circuit1_tb.v

```
1  module tb_simple_circuit;
2  wire D, E;
3  reg A, B, C;
4
5  simple_circuit1 M1 (.A(A), .B(B), .C(C), .D(D), .E(E));
6
7  initial
8  begin
9  #0 A = 1'b0; B = 1'b0; C = 1'b0;
10 #20 A = 1'b0; B = 1'b0; C = 1'b1;
11 #20 A = 1'b0; B = 1'b1; C = 1'b0;
12 #20 A = 1'b0; B = 1'b1; C = 1'b1;
13 #20 A = 1'b1; B = 1'b0; C = 1'b0;
14 #20 A = 1'b1; B = 1'b0; C = 1'b1;
15 #20 A = 1'b1; B = 1'b1; C = 1'b0;
16 #20 A = 1'b1; B = 1'b1; C = 1'b1;
17 #20;
18 end
19
20 initial
21 begin
22 $monitor($time, " A=%b, B=%b, C=%b, D=%b, E=%b", A, B, C, D, E);
23 end
24
25 initial begin
26 $dumpfile("simple.vcd");
27 $dumpvars(1, tb_simple_circuit);
28 #200;
29 $finish;
30 end
31 endmodule
```

rithvikmatta@penguin:~/DDCO-sem-3/week 2\$ iverilog -o simple1 simple_circuit1.v simple_circuit1_tb.v

rithvikmatta@penguin:~/DDCO-sem-3/week 2\$ vvp simple1

VCD info: dumpfile simple.vcd opened for output.

```
0 A=0, B=0, C=0, D=1, E=1
20 A=0, B=0, C=1, D=0, E=0
40 A=0, B=1, C=0, D=1, E=1
60 A=0, B=1, C=1, D=0, E=0
80 A=1, B=0, C=0, D=1, E=1
100 A=1, B=0, C=1, D=0, E=0
120 A=1, B=1, C=0, D=1, E=1
140 A=1, B=1, C=1, D=1, E=0
```

rithvikmatta@penguin:~/DDCO-sem-3/week 2\$ gtkwave simple.vcd


GTKWave Analyzer v3.3.118 (w)1999-2023 BSI


[0] start time.

[200] end time.

GTKWAVE | Touch screen detected, enabling gestures.


Exiting.





WRITE A VERILOG PROGRAM TO MODEL A SIMPLE CIRCUIT. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE TRUTH TABLE

CIRCUIT 1



A	B	C	D
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

week 2 > ≡ simple_circuit2.v

```
1  module andgate (y, a, b);
2  input a, b;
3  output y;
4  assign y = a & b;
5  endmodule
6
7  module orgate (y, a, b);
8  input a, b;
9  output y;
10 assign y = a | b;
11 endmodule
12
13 module notgate (y, a);
14 input a;
15 output y;
16 assign y = !a;
17 endmodule
18
19 module simple_circuit1 (A, B, C, D);|
20 output D;
21 input A, B, C;
22 wire w1;
23 andgate G1 (w1, C, B);
24 orgate G3 (D, w1, A);
25 endmodule
```


week 2 > ≡ simple_circuit2_tb.v

```
1  module tb_simple_circuit;
2  wire D;
3  reg A, B, C;
4
5  simple_circuit1 M1 (.A(A), .B(B), .C(C), .D(D));
6
7  initial begin
8  A = 1'b0; B = 1'b0; C = 1'b0;
9  #20 A = 1'b0; B = 1'b0; C = 1'b1;
10 #20 A = 1'b0; B = 1'b1; C = 1'b0;
11 #20 A = 1'b0; B = 1'b1; C = 1'b1;
12 #20 A = 1'b1; B = 1'b0; C = 1'b0;
13 #20 A = 1'b1; B = 1'b0; C = 1'b1;
14 #20 A = 1'b1; B = 1'b1; C = 1'b0;
15 #20 A = 1'b1; B = 1'b1; C = 1'b1;
16 #20;
17 end
18
19 initial begin
20 $monitor($time, " A=%b, B=%b, C=%b, D=%b", A, B, C, D);
21 end
22
23 initial begin
24 $dumpfile("simple.vcd");
25 $dumpvars(1, tb_simple_circuit);
26 #200;
27 $finish;
28 end
29 endmodule
30
```


rithvikmatta@penguin:~/DDCO-sem-3/week 2\$ iverilog -o simple2 simple_circuit2.v simple_circuit2_tb.v


rithvikmatta@penguin:~/DDCO-sem-3/week 2\$ vvp simple2

VCD info: dumpfile simple2.vcd opened for output.

```
0 A=0, B=0, C=0, D=0
20 A=0, B=0, C=1, D=0
40 A=0, B=1, C=0, D=0
60 A=0, B=1, C=1, D=1
80 A=1, B=0, C=0, D=1
100 A=1, B=0, C=1, D=1
120 A=1, B=1, C=0, D=1
140 A=1, B=1, C=1, D=1
```


rithvikmatta@penguin:~/DDCO-sem-3/week 2\$






WRITE A VERILOG PROGRAM TO MODEL A SIMPLE CIRCUIT. GENERATE

**THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE.
 VERIFY THE OUTPUT AND WAVEFORM WITH THE AND GATE TRUTH**



A	B	C	D
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

week 2 >  simple_circuit3.v

```
1  module andgate (y, a, b);
2  input a, b;
3  output y;
4  assign y = a & b;
5  endmodule
6
7  module orgate (y, a, b);
8  input a, b;
9  output y;
10 assign y = a | b;
11 endmodule
12
13 module notgate (y, a);
14 input a;
15 output y;
16 assign y = ~a;
17 endmodule
18
19 module simple_circuit1 (A2, B2, C2, Z);
20 output Z;
21 input A2, B2, C2;
22 wire w1, w2, w3;
23
24 andgate G1 (w1, C2, B2);
25 andgate G2 (w2, B2, A2);
26 orgate G3 (w3, w1, A2);
27 orgate G4 (Z, w3, w2);
28
29 endmodule
```

week 2 > ≡ simple_circuit3_tb.v


```
1  module tb_simple_circuit;
2      wire Z;
3      reg A2, B2, C2;
4
5      simple_circuit1 M1 (.A2(A2), .B2(B2), .C2(C2), .Z(Z));
6
7      initial begin
8          A2 = 1'b0; B2 = 1'b0; C2 = 1'b0;
9          #20 A2 = 1'b0; B2 = 1'b0; C2 = 1'b1;
10         #20 A2 = 1'b0; B2 = 1'b1; C2 = 1'b0;
11         #20 A2 = 1'b0; B2 = 1'b1; C2 = 1'b1;
12         #20 A2 = 1'b1; B2 = 1'b0; C2 = 1'b0;
13         #20 A2 = 1'b1; B2 = 1'b0; C2 = 1'b1;
14         #20 A2 = 1'b1; B2 = 1'b1; C2 = 1'b0;
15         #20 A2 = 1'b1; B2 = 1'b1; C2 = 1'b1;
16         #20;
17     end
18
19     initial begin
20         $monitor($time, " A2=%b, B2=%b, C2=%b, Z=%b", A2, B2, C2, Z);
21     end
22
23     initial begin
24         $dumpfile("simple3.vcd");
25         $dumpvars(1, tb_simple_circuit);
26         #200;
27         $finish;
28     end
29 endmodule
```


rithvikmatta@penguin:~/DDC0-sem-3/week 2\$ iverilog -o simple3 simple_circuit3.v simple_circuit3_tb.v

rithvikmatta@penguin:~/DDC0-sem-3/week 2\$ vvp simple3


VCD info: dumpfile simple3.vcd opened for output.

```
0 A2=0, B2=0, C2=0, Z=0
20 A2=0, B2=0, C2=1, Z=0
40 A2=0, B2=1, C2=0, Z=0
60 A2=0, B2=1, C2=1, Z=1
80 A2=1, B2=0, C2=0, Z=1
100 A2=1, B2=0, C2=1, Z=1
120 A2=1, B2=1, C2=0, Z=1
140 A2=1, B2=1, C2=1, Z=1
```





If found plagiarized, I will abide with the disciplinary action of the University.

Signature: 

Name: Rithvik Rajesh Matta

SRN: PES2UG23CS485

Section: K

Date: 09/08/2024