Digital Design and Computer Organization Laboratory 3rd Semester, Academic Year 2024

Date: 17/10/2024

Name: Rithvik Rajesh	SRN:	Section:	Н
Matta	PES2UG23CS485		
Week#9	Program Nun	nber:	_9
Aim of the Experimen	t:		

CONSTRUCT A REGISTER FILE (without alu), FROM WHICH TWO 16-BIT VALUES CAN BE READ, AND TO WHICH ONE 16-BIT VALUE WRITTEN, EVERY CLOCK CYCLE.GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE TRUTH TABLE

I. Verilog Code Screenshot

```
module dfrl_16 (
        output reg [15:0] out
       always @(posedge clk or posedge reset) begin if (reset) begin
                       out <= 16'b0; // Reset the output to zero
                end else if (load) begin
endmodule
module reg_file (
       input wire reset,
input wire wr, // Write enable
       input wire (2:0) rd_addr_a, // Read address A input wire (2:0) rd_addr_b, // Read address B input wire (2:0) wr_addr, // Write address input wire [15:0] d_in, // Data input
       wire [15:0] dout[7:0]; // Internal outputs for 8 registers wire [7:0] load; // Load signals for each register
       dfrl_16 dfrl_16_0(clk, reset, load[0], d_in, dout[0]);
dfrl_16 dfrl_16_1(clk, reset, load[1], d_in, dout[1]);
dfrl_16 dfrl_16_2(clk, reset, load[2], d_in, dout[2]);
       dfrl_16 dfrl_16_3(clk, reset, load[3], d_in, dout[3]);
dfrl_16 dfrl_16_4(clk, reset, load[4], d_in, dout[4]);
       dfrl_16 dfrl_16_5(clk, reset, load[5], d_in, dout[5]);
dfrl_16 dfrl_16_6(clk, reset, load[6], d_in, dout[6]);
dfrl_16 dfrl_16_7(clk, reset, load[7], d_in, dout[7]);
       assign d_out_a = (rd_addr_a == 3'd0) ? dout[0]
(rd_addr_a == 3'd1) ? dout[1]
(rd_addr_a == 3'd2) ? dout[2]
                                           (rd_addr_a == 3'd3) ? dout[2]
(rd_addr_a == 3'd3) ? dout[3]
(rd_addr_a == 3'd4) ? dout[4]
                                           (rd_addr_a == 3'd5) ? dout[5] :
(rd_addr_a == 3'd6) ? dout[6] :
(rd_addr_a == 3'd7) ? dout[7] : 16'b0;
        assign d_out_b = (rd_addr_b == 3'd0) ? dout[0]
                                          (rd_addr_b == 3'd1) ? dout[1]
                                          (rd_addr_b == 3 d1) ? dout[1]
(rd_addr_b == 3'd2) ? dout[2]
(rd_addr_b == 3'd3) ? dout[3]
(rd_addr_b == 3'd4) ? dout[4]
(rd_addr_b == 3'd5) ? dout[5]
                                           (rd_addr_b == 3'd6) ? dout[6] :
(rd_addr_b == 3'd7) ? dout[7] : 16'b0;
endmodule
```

II. Verilog VVP Output Screen Shot

```
* rithvikmatta@penguin:~/PES/DDCO-sem-3/wk reg without alu$ iverilog -o test reg.v reg_tb.v

* rithvikmatta@penguin:~/PES/DDCO-sem-3/wk reg without alu$ vvp test

VCD info: dumpfile reg_file_tb.vcd opened for output.

Time: Ons | rd_addr_a: 0, d_out_a: 0000 | rd_addr_b: 0, d_out_b: 0000

Time: 15ns | rd_addr_a: 0, d_out_a: abcd | rd_addr_b: 0, d_out_b: abcd

Time: 20ns | rd_addr_a: 0, d_out_a: abcd | rd_addr_b: 1, d_out_b: 0000

Time: 35ns | rd_addr_a: 0, d_out_a: abcd | rd_addr_b: 1, d_out_b: 1234

Time: 60ns | rd_addr_a: 2, d_out_a: 5678 | rd_addr_b: 0, d_out_b: abcd

Time: 70ns | rd_addr_a: 2, d_out_a: 0000 | rd_addr_b: 0, d_out_b: 0000

Time: 80ns | rd_addr_a: 0, d_out_a: 0000 | rd_addr_b: 1, d_out_b: 0000

* rithvikmatta@penguin:~/PES/DDCO-sem-3/wk reg without alu$ gtkwave reg_file_tb.vcd

GTKWave Analyzer v3.3.118 (w)1999-2023 BSI


[0] start time.

[90000] end time.

GTKWAVE | Touch screen detected, enabling gestures.

Exiting.
```

III. GTKWAVE Screenshot



IV. Output Table (Truth Table)

rd_addr_a	d_out_a	rd_addr_b	d_out_b
0	0000	0	0000
0	abcd	0	abcd
0	abcd	1	0000
0	abcd	1	1234
2	5678	0	abcd

2	0000	0	0000
0	0000	1	0000

If found plagiarized, I will abide with the disciplinary action of the University.

Signature:

Name: Rithvik Rajesh Matta

SRN: PES2UG23CS485

Section: H

Date: 17-10-2024