

4.	b)	Consider the following control-flow graph where the set of live variables at each point of the program are provided for you. Variable <i>a</i> is live upon entry and <i>g</i> is live upon exit. Listed from simplest to most complex, program statements can take one of the following forms: $x = 1$, $x = y$ and $x = y + z$, where <i>x</i>, <i>y</i>, <i>z</i> are variables. Variables can be used more than once in a statement. Do not assign to dead variables. Provide code in each of the boxes that is consistent with the computed set of live variables at every point of the program. When several program statements may work, pick the simplest among them.	5
		<pre> graph TD Entry(()) --> N1 N1 --> N2 N1 --> N3 N2 --> N4 N3 --> N4 N4 --> Exit(()) style Entry fill:none,stroke:none style Exit fill:none,stroke:none </pre> Node 1: {a}, {a,c}, {a,d} Node 2: {d}, {b,d}, {b,e}, {e}, {e,f} Node 3: {a,d}, {a,c}, {c}, {c,f}, {e,f} Node 4: {e,f}, {g}	
4.	c)	In a short paragraph, provide an intuitive explanation of how to rewrite a program into minimal SSA form. In particular, describe the motivation for Φ-node placement. Why are they placed where they are? We would like an answer that shows you understand the concepts, and not just a list of steps repeated from the lecture notes. Use examples when useful to illustrate your points.	3
4.	d)	Provide Three-address code and its Quadruple, Triple and Indirect Triple representation. $a = b[i] + c[j]$	7
5.	a)	(a) What is an activation? [1 mark] (b) What is an activation record? [1 mark] (c) Briefly explain the Activation record structure. [5 mark] (d) Given the following method in a ML-like language, What is the activation record of this method? List all values, their location. [3 mark] <pre> exp(base: Int, exponent: Int) : Int { int result = 1; while (0 < exponent loop) { result = result * base; exponent = exponent - 1; } return result; } </pre>	10

[illegible]

5.	b)	Apply a Simple Code generation algorithm For the given code sequence. Consider t,u,v as temporaries and a,b,c,d as variables where only d is live on exit from the block. Provide the register descriptor and address descriptor information clearly. Assume you have 3 registers available R0, R1 and R2 and you are suggested to use them optimally. t = a - b u = a - c v = t + u d = v + u	7
5.	c)	Given the activation tree, answer the following : (a) Which activations are live at the node QS(1,4)? (b) Specify the order in which the functions are called? (c) Specify the order in which the functions return? <pre>graph TD main --> readarray() main --> Quicksort() Quicksort() --> P1n["Partition(1 , n)"] Quicksort() -- "Partition returns 5th element" --> QS14["QS(1 , 4)"] Quicksort() --> QS64["QS(6 , 4)"] QS14 --> P1n2["Partition(1 , n)"] QS14 -- "Partition returns 3rd element" --> QS12["QS(1 , 2)"] QS14 --> QS44["QS(4 , 4)"] QS64 -.- dots1[...] QS12 -.- dots2[...]</pre>	3