# What You Always Wanted To Know About C++ Performance Portability (But Were Afraid to Do)

Austrian-Slovenian HPC Meeting 2024 — ASHPC24

Ruben Laso, Diego Krupitza, and Sascha Hunold {laso, krupitza, hunold}@par.tuwien.ac.at June 12, 2024

Research Group for Parallel Computing, TU Wien



## C++ STL in HPC

# C++ in High-Performance Computing

- Languages like C, C++ and Fortran are the most used in HPC
  - Existing code base
  - Performance
  - Compatibility with new hardware
- C++ can be used in several types of architectures
  - ullet Multi-core and many-core CPUs o OpenMP, TBB
  - GPUs → CUDA, OpenCL
  - ullet FPGAs o SYCL
- Should we use a different code for each system?

## C++ STL in HPC

# **Performance Portability**

Same code performs "well" on different architectures

# Performance Portability in C++

- Several libraries: Kokkos, RAJA, HPX, ...
- C++17 with execution policies
  - Parallel execution of the algorithms in STL (standard library)
  - Different compilers/backends

## C++ STL in HPC

# Questions

- Speedup and efficiency of parallel STL algorithms?
- Which is the **best compiler/backend**? GCC vs ICC, TBB vs OpenMP, . . .
- **GPUs** performance?

# **Contributions**

- pSTL-Bench: micro-benchmark suite
- Evaluation of the performance for
  - Different compilers: GCC, ICC, NVIDIA HPC SDK
  - Different backends: OpenMP, TBB, HPX, CUDA
  - Different systems: Intel and AMD CPUs, NVIDIA GPUs

# pSTL-Bench

# pSTL-Bench

- Code available on github.com/parlab-tuwien/pSTL-Bench
- Suite of micro-benchmarks to test performance portability in C++
  - STL algorithms: std::for\_each, std::reduce, std::sort, ...
- Features:
  - Number of threads: with OMP\_NUM\_THREADS or --hpx::threads=N
  - HW Perf. Counters: PAPI's HL or Likwid's Marker APIs
  - Different (customizable) input sizes and data types
  - Custom NUMA allocator

# **Experiments**

## **Variables**

- Input sizes:  $2^3$  to  $2^{30}$  elements  $\rightarrow$  64B to 8GB
- Data type: double and float
- pSTL-Bench's NUMA allocator
- No control of thread and memory placement


# **Contenders**

- Compilers: GCC, ICC, NVIDIA HPC SDK
- Backends: GNU (OpenMP), TBB, HPX, Thrust (OMP), CUDA

# Experiments


Machine	VSC-5 (Zen 3)	Hydra (Skylake)	Tesla	Ampere
CPU/GPU	<b>AMD EPYC 7713</b>	Intel Xeon 6130F	NVIDIA Tesla T4	NVIDIA Ampere A2
Architecture	Zen 3	Skylake	Turing	Ampere
Sockets   NUMA nodes	2   8	2   2	1   1	1   1
Total #cores   threads	128   256	32   32	2560   2560	1280   1280
Max. #threads used	128	32	2560	1280
Memory (node / GPU)	512 GiB	48 GiB	16 GiB	8 GiB
Memory (per core)	4 GiB	1.5 GiB	_	_
STREAM BW 1   all core(s) (GB/s)	42.6   249	11.7   135	N/A   264	N/A   172

# **Results - Execution time scaling**




**Execution time scaling** of for\_each in **VSC-5** (Zen 3). Data type: double. **All cores** are used except for GCC-SEQ. Lower is better.

# Results - Speedup



Strong scaling of for\_each with 2<sup>30</sup> doubles in VSC-5 (Zen 3). Higher is better.

# Results - GPUs



**Execution time scaling** of reduce. Data type: float. **All cores** are used except for GCC-SEQ. Lower is better.

# Get your hands on it

# **Code and papers**

• pSTL-Bench:

github.com/parlab-tuwien/pSTL-Bench

• arXiv preprint:

https://arxiv.org/abs/2402.06384

• ICPP 2024 paper: incoming

#### Exploring Scalability in C++ Parallel STL Implementations

Ruben Laso ruben.laso@tuwien.ac.at Faculty of Informatics TU Wien Vienna Austria Diego Krupitza krupitza@parzuwien.ac.at Faculty of Informatics TU Wien Vienna, Austria Sascha Hunold sascha hunold@tuwien.ac.at Faculty of Informatics TU Wien Vicona. Austria

## ABSTRACT Since the advent of parallel algorithms in the C++17 Standard Tem-

plate Library (STL), the STL, has become a visible framework for crusting performance postable applications. Grown untilluple existing implementations of the parallel algorithms, a systematic, quanties into performance comparison is exested for thousand, the appropriate implementation for a particular hardware configuration. In this work, we introduce a specialized set of mice-brachmarks to to answer the exhibitive of the parallel algorithms in the STL fly of the state of selective different backends, our mice-benchmarks can be used

Using the suite, in a case study on AMD and Intel CPUs and NVBDA GPUs, we were able to identify substantial performance disposities among different implementations, including GCC+TBB, GCC+HPK, intel's compiler with TBB, or NVIDIA's compiler with

OpenMP and CUDA.

on multi-core systems and GPUs

#### - Computing methodologies → Parallel programming landers

### guages. KEYWORDS

Performance Portability, C++, Standard Template Library, Threading Building Blocks, OpenMP, CUDA

ACM Reference Format:
Eithen Laso, Thiego Krupitza, and Sascha Humold. 2024. Exploring Scalability
int C++ Passillo STL Replementations. In Proceedings of ACM Conference
(Conference '17). ACM, New York, NT, USA, 11 pages. https://doi.org/10.145/

#### 1 INTRODUCTION

Writing efficients, possible applications in noteroscoph band, but well applications on Landau grant formation possible and facility annual objection in Sardau grant formation possible and the strength of the possible and a North Taily were interedised, which their required a complete very large distance of  $\alpha$  North Taily were interedised, which their regions of a required a complete control of the possible distance and the strength of their possible and their possible regions of the strength of their possible and their possible regions (4.4 and 16.4 an

© 2024 Association for Computing Machinery. ACM ISBN 928-1-10000-107E-MM. . 515.60

ACM ISBN 979-1-1000 - 1000 - 1/TÜMM. . \$05.00 https://doi.org/10.1145/summun.monumm Kokkos [26] or Raja [2], were proposed to allow scientists to write performance-partable applications. These frameworks allow for an efficient execution of possible applications using different hardware architectures, i.e., the same program can run on one or more GPUs as well as on multi-core CPU.

With the selvent of C++17, parallel versions of the C++ Standard Template Library (STI) were standardized, which allows DSO C++ parallel programs to be performance pertable [16]. Several works have compared the resulting performance of various performanceptablely layers [1, 11]. However, their forcus lay on comparing full applications or mini-spaps, where specific parts of a rewritten morrous may singlificantly independent by complice accordance.

In this work, we set out to devise a set of mices-handmarks in assess the professionarse of the individual parallel STL dignithms found in C++ in a quantitative manner Since different complex formaneweeks provide competing implicit mentations of the STL, our goal is to capture the current state of the art of the perferamence of parallel STL implications. We compare several continuous of complexes, including GCC. Intol Orach'V compiler, and NVSIRA of CPBB, High-Perferamence Parallel STL individual CLDs.

In particular, we make the following contributions: (1) We introduce the benchmark suite pSTL-Besch, which is an extensible set of micro-benchmarks to assess the perfermence of parallel STL algorithms on different parallel architectures (multi-cere, GPUs).

(2) Using the saile, we conduct a study over a selection of algorithms comparing the performance achieved on current multi-core architectures by different complet frameworks and backends implementing the parallel STL. Our results show that there are significant performance differences between the available backens.

The remainder of the paper is structured as follows. In Section 2, we give an overview of the field by summarizing the related work and current state of the art. Section 5 intendence the specifics of our proposed set of micro-benchmarks. In Section 4, we detail how the experiments were carried out before we show and analyze the experimental results in Section 5. Finally, we draw conclusions from the findings in Section 6 and outline future work.

#### 2 RELATED WORK

Allowing for performance portability has always been a goal for programmer. This is especially true for developers on MPC systems novel HPC systems often provide new hashware architectures for which no efficient software solutions exist yet (d. Jack Dengarria interview when receiving the ACM AAN. Turing Award [12]]. The Message Passing Interface (MPQ) is one of the standards that enthele scrientist is waite efficient next less necessarial ways and the standards that con-

# What You Always Wanted To Know About C++ Performance Portability (But Were Afraid to Do)

Austrian-Slovenian HPC Meeting 2024 — ASHPC24

Ruben Laso, Diego Krupitza, and Sascha Hunold {laso, krupitza, hunold}@par.tuwien.ac.at June 12. 2024

Research Group for Parallel Computing, TU Wien



# Additional content

Maximum number of threads such that **efficiency is above** 70 % (compared to the seq. execution) for **VSC-5** (**Zen 3**). Problem size is  $2^{30}$ . Higher is better.

	find		$ extstyle  extstyle  extstyle for_each \ k_{ extstyle it} = 1000$	inclusive_scan	reduce	sort
GCC-TBB	2	1	128	1	16	8
GCC-TBB	1	1	128	N/A	16	32
GCC-HPX	1	2	16	1	4	4
ICC-TBB	1	4	128	1	1	8
NVC-OMP	4	16	128	1	32	2

# Additional content


Executed instructions in 100 calls to  $std::for\_each (k_{it} = 1) on Hydra (Skylake).$ 

Metric	GCC	GCC	GCC	ICC	NVC
Metric	TBB	GNU	HPX	TBB	OMP
Instructions	1.72T	2.41T	3.83T	1.55T	2.24T
FP scalar	107G	107G	107G	107G	107G
FP 128-bit packed	0	0	0	0	0
FP 256-bit packed	0	0	0	0	0
GFLOP/s	5.41	6.51	4.06	5.02	7.26
Mem. bandwidth $(GiB/s)$	107.6	116.6	75.6	104.5	119.1
Mem. data volume (GiB)	2128	1925	1850	2151	1762

Binary sizes in **Hydra (Skylake)** and **Tesla**. Lower is better.

Compiler Backend	Binary size (MiB)
GCC-SEQ	2.5
GCC-TBB	17.2
GCC-GNU	5.3
GCC-HPX	62.0
ICC-TBB	16.6
NVC-OMP	1.8
NVC-CUDA	7.8

# Additional content



**Execution time scaling** of for\_each. Data type: float. All cores are used except for GCC-SEQ. Lower is better.