Ruchi Saha

ruchisaha0909@gmail.com (+91-9790707263)

EDUCATION	N Dual Degree (Btech + Mtech) Computer Engineering CGPA: 8.89/10 (2 Indian Institute of Information Technology, Design and Manufacturing, Kancheepuram		
	Class XII Percentage: 91.8, Kendriya Vidyalaya AFS Uttarlai	2014	
	Class X CGPA: 10/10, Kendriya Vidyalaya AFS Uttarlai	2012	
RESEARCH EXPERIENCE	tecture for NIDS (Final Year Project), IIITDM Kancheepurd	sed by Dr Noor Mahammad SK, supported by Ministry of Electronics and Information Technol- vt. of India k Processor (Research Intern), IIITDM Kancheepuram (July-Oct'19) d an assembly language, assembler, simulator plus emulator and a firmware for a customized re. Supervised by Dr Noor Mahammad SK graphy (Research Intern), IDRBT, Hyderabad (May-Sep'19) hed on Data Integrity and Deduplication in fog to cloud based IoTs, Supervised by Dr P Syam	
	• • • • • • • • • • • • • • • • • • • •		
	* *		
TEACHING EXPERIENCE	Teaching Assistant , <i>IIITDM Kancheepuram</i> (July'19-July'20) Courses Assisted: Digital and Analog Design, Design and Analysis of Algorithms. Assisted students in labs. Assisted Profs in creating and evaluating assignments, projects and tests.		
Industrial Experience	Engineer, Backend Server, Samsung Research Institute, Delhi (Jan'21-Present) Worked in the domain of Cloud and Database Management. Designed and deployed programs in multi- processing environment.		
	· · · · · ·		
ACHIEVEMENTS	Ford CSAM IoT Security Paper Presentation, Won Best Paper Award GATE (Graduate Aptitude Test in Engineering), All India Rank 1855 International Maths Olympiad, School Rank 2nd International Maths Olympiad, School Rank 4th 2009		
Extra- Curricular	Technical Affairs Coordinator, IIITDM Kancheepuram Volunteer (organizing team)-World Space Week by ISRO-SHAR	(2016- 2017) (4-10 Oct 2016)	
	School Captain, Kendriya Vidyalaya AFS Uttarlai	(2013 - 2014)	
	School Vice Captain, Kendriya Vidyalaya AFS Uttarlai	(2012-2013)	
COMPETENCES	Languages Hindi (native), English		

Skills and Tools C/C++, Scala, Python, Postgres, git, Verilog, Xilinx ISE, IATEX