


— X — VLSI — X —

Unit 3: CMOS Subsystem Design

— Semiconductor memory :-

- storing digital data
- small size, large capacity.



MROM \Rightarrow data is permanent.

PROM \Rightarrow special program and it is programmed memory.

EPROM \Rightarrow multiple times programmable, UV light erasing.

E²PROM \Rightarrow electrical erasing.

— memory array Organisation.

- describes how the structural arrangement of memory cells will be
- memory cells
- word lines and Bit lines.

Types of organisation :-

- 1D organisation (linear).
- 2D organisation (Matrix/ Grid).
- 3D organisation.

→ RAM (Random Access Memory).

- volatile
- fast
- Temporary
- Read/Write

→ SRAM

Flip-Flop (Transistors).

Fastest,

expensive

CPU cache

→ DRAM

capacitors.

slow

cheap.

periodic refreshing.

→ SRAM

- Static RAM

- stores data in Flip-Flops (Single bit only).

- these Flip-Flops are made from transistors.

→ 6 Transistors collectively create 1 Flip-Flop.

- volatile

- fast

- CPU cache (L1, L2, L3)

— 6T SRAM cell.

- made using 6 transistors
- they create 1 flip-flop.
- holds single-bit value (0 or 1).
- 2 cross-coupled (4 transistors)
- 2 access transistor total (6 transistors total)
(CMOS).


— sense amplifier.

- used to detect and amplify small voltage difference to make a clear logic 1 or 0.
- only during read operation.

— Q1 Q2 chat CIP T

— Unit 6

1-V characteristics of MOSFET.




CMOS Inverter.

— combination of NMOS & PMOS Transistor.

DC transfer characteristics.

PMOS	NMOS	Behaviour.
1	0	1
0	1	0
1	1	Transition zone.

$V_{DD} = 1$
 $V_{SS} = 0$
 active low




Voltage transfer.

PMOS	NMOS	Behaviour.
1	0	1
1	1	Inverter
0	1	0

Pass Transistor Logic (PTL).

— NMOS used as a switch to pass logic signals.

→ NMOS pass strong '0' but weak '1'
 PMOS pass strong '1' but weak '0'.




Transmission Gate.

Combination of NMOS & PMOS in parallel


NMOS \rightarrow 0 (well) } specialist.
PMOS \rightarrow 1 (well)

combined together NO LOSS

Design



Circuit



C	A	B
0	0	H.I.
0	1	H.I.
1	0	0
1	1	1