module abs\_test;

reg [15:0]a;

wire [15:0]b;

abs xx(a,b);

initial

begin

#10 a=16'b1000101010101010;

end

endmodule