module fa\_test;

reg a,b,c;

wire sum,carry;

fa uut (a,b,c,sum,carry);

initial begin

#10 a=1'b1;b=1'b1;c=1'b1;

#10 a=1'b1;b=1'b1;c=1'b1;

end

endmodule