module ha\_test;

reg a,b;

wire s,c;

hal h1(a,b,s,c);

initial begin

#1000 a=1'b1;b=1'b1;

#1000 a=1'b0;b=1'b0;

end

endmodule