module mul\_1bit(a,b,clk,p);

input a;

input b;

input clk;

output reg p;

wire m;

wire h1,h2,h3,h4;

mux M1(m,a,b,0);

always @(posedge clk)

begin

p<=m;

end

endmodule