by John David Rudie Jr.

#### Abstract

While modern C++ has implemented many constructs to facilitate effective parallel computing, the language still lacks a coherent library of data structures for distributed computing. Other user-created libraries that have stepped in to fill this void place more of a focus on facilitating processor parallelism, i.e. synchronizing multiple threads across multiple processors across multiple computers. However, many real-world high-performance applications face a memory bottle-neck rather than a processing one. We propose a Parallel and Cloud Computing Library for Big Memory Applications, or PC2L, as a potential solution to this problem. PC2L will provide light-weight data structures intentionally designed and optimized for memory bound applications.

#### PC2L: A Parallel and Cloud Computing Library for Big Memory Applications

Submitted to the
Faculty of Miami University
in partial fulfillment of
the requirements for the degree of

Master of Science

by

John David Rudie Jr Miami University

Oxford, Ohio

2021

Advisor: Dr. Dhananjai Rao

Reader: Dr. Suman Bhunia

Reader: Prof. Norm Krumpe

Reader: Dr. Alan Ferrenberg

©)2021 John David Rudie Jr

## Contents

Li	st of	Tables	v
$\mathbf{Li}$	st of	Figures	vi
1	Intr	roduction	1
	1.1	Motivation	1
	1.2	Contributions	2
2	Bac	kground & Related Work	3
	2.1	Parallel vs. Distributed Computing	3
	2.2	Problem Domain: P-Complete Problems	5
	2.3	Locality of Reference	5
	2.4	Cache Replacement Policies	6
	2.5	First-Class Distributed Computing in C++	7
	2.6	Memory in Distributed Applications	9
	2.7		10
	2.8	Related Work	11
		2.8.1 STAPL	12
		2.8.2 Charm++	14
		2.8.3 X10	16
		2.8.4 Chapel	18
		2.8.5 memcached	21
3	Ove	erview and Terminology	23
	3.1		23
			24
	3.2		24
		3.2.1 CacheWorker	24
			24
4	Res	earch Overview	26
	4.1		26
	4.2		26
	43		27

R	efere	nces	ព្	38					
7	Conclusion								
	6.1 6.2 6.3 6.4	Adapt. Scalab	ivity Assessment	35 35 35 36					
6		dation	-	35					
5	<b>The</b> 5.1			33					
		4.6.4 4.6.5		30 31					
		4.6.2 4.6.3	Scalability Measurement	30 30					
	1.0	4.6.1	Performance Comparison with Sequential Equivalents	30					
	4.5 4.6	Dissen Valida		29 29					
		4.4.1	Distributed Memory Allocator	28					
	4.4	-	1 /	- · 28					
		4.3.1	Graph/Tree	27					

## List of Tables

2.1	Comparison between different distributed solutions in or resembling C++ [1].	11
4.1	Structures in which each algorithm is implemented	28

# List of Figures

1.1	Global Data Growth through 2024. Source: International Data Corporation	1
2.1	Visualization of the difference from [2]. These red lines represent internal connections within a cluster. This is obviously a simplification, as all of these lines would likely be connected to a switch or some other communication	
	mechanism.	3
2.2	Relationships between existing and proposed C++ constructs	8
2.3	Distributed Shared Memory [3]	10
2.4	Hardware/Software diagram of a typical system. ABI is in blue. [4]	11
2.5	STAPL Architecture [5]	12
2.6	Charm++ Architecture [6]	15
2.7	X10 Architecture [7]	17
2.8	Chapel Compilation and Runtime Architecture from [8]	19
2.9	Memcached Architecture from [9]	21
4.1	Thesis timeline	29
5.1	Visualization of the difference from [2]. These red lines represent internal connections within a cluster. This is obviously a simplification, as all of these lines would likely be connected to a switch or some other communication	
	mechanism	33

## Chapter 1

# Introduction

### 1.1 Motivation

According to the International Data Corporation, the size of global data is expected to grow from 33 in 2018 to 175 zetabytes (10<sup>2</sup>1 bytes) in 2025 as shown in Figure 1.1. [10] To put that into perspective, the variations in one human genome (4 gigabytes of "ATCG") can be compressed in a lossless fashion to 4 megabytes of data [11], so the size of our data in 2025 will be equivalent to the digital representation of over 4 quadrillion humans.




Figure 1.1: Global Data Growth through 2024. Source: International Data Corporation

Along with all of this growth in data comes a growth in the amount of memory with which applications must work. In high performance computing (HPC), we define a computing cluster as a co-located set of computers, each individually called a node, configured for accomplishing a shared task. Administrators have begun to include "big memory" nodes in these clusters which contain an above average amount of Random Access Memory (RAM) in order to address workloads that require excessive in-memory data. Prominent examples of these workloads include applications that utilize in-memory databases, graph analytics [12], and large simulations.

Currently, C++ is one of the most popular languages for distributed computing solutions, partly owing owing to the fact that it offers support for useful object-oriented abstractions in conjunction with highly optimized code [13]. Much prior work has been dedicated to creating libraries of distributed algorithms/data structures in C++ in [14] [15] [16] [17] [18] [19] [20].

Separate work has attempted to improve performance on big memory applications through various optimizations [12]. Still more work has been dedicated to efficiently managing distributed memory [21] [22] [23] [24]. However, few, if any, attempts have been made to create a library of standard data structures that are designed with big memory capabilities and work loads in mind. Additionally, few general purpose distributed computing libraries are available to the public under open source distribution licenses, as many provide some sort of proprietary value add. This research will be an attempt to create an open source distributed computing library optimized for big memory utilization. PC2L will use the Message Pasing Interface (MPI) for sending and receiving messages between different machines/processors. We will conduct experiments to assess different implementation techniques for standard data structures, drawing from existing literature when necessary.

The main difference between PC2L and similar libraries will be in its focus on memory intensive workloads. Existing parallel and distributed libraries put more emphasis on optimizing the performance of single threads. This is perfectly fine for appplications in which there is more demand for CPU operations than memory bandwidth. However, focusing entirely on the performance of individual threads can paradoxically lead to worse performance when memory footprint is a program's main constraint. PC2L will also be a library that can be included in any existing C++ project instead of a stand-alone dialect of C++.

### 1.2 Contributions

This thesis project will make the following contributions:

- an improved C++ memory allocator designed for effictively utilizing big memory
- The following modular distributed data structures that can easily be inserted into existing programs with little change in code complexity:
  - 1. vector
  - 2. unordered multi-map
  - 3. graph
- A small subset of algorithms designed to ease interaction with these data structures

These contributions will be delivered through a portable C++ library that can run on both local computers and networked supercomputing clusters.

## Chapter 2

# Background & Related Work

## 2.1 Parallel vs. Distributed Computing

Before detailing the most prominent continuing projects in this space, it is important to draw a distinction between parallel and distributed computing. In order to do that, clear definitions for parallel and distributed computing must be provided. While this thesis project will primarily be geared toward distributed applications running in high-performance computing (HPC) settings, it will also attempt to exploit parallelism, so understanding both is essential for a holistic view of the space in which the proposed project will exist. Definitions included below are a mixture of universal standards used in literature and what will be considered distributed/parallel computing for the purposes of this project.




Figure 2.1: Visualization of the difference from [2]. These red lines represent internal connections within a cluster. This is obviously a simplification, as all of these lines would likely be connected to a switch or some other communication mechanism.

Parallel Computing There are two main modes of parallelism in parallel computing: instruction-level parallelism and thread-level parallelism.

Instruction-level parallelism refers to design techniques at the processor/compiler level that speed the execution of sequential programs by allowing individual machine instructions, e.g. additions, floating point multiplications, memory stores/loads, to execute in parallel [25]. This is typically done using different components of a processor to perform different parts of a given instruction at the same time. Modern processors typically have, at the very least, several floating point units and several integer units, which can handle different parts of

the same instruction. Processors that are capable of interruction-level parallelism are called **superscalar** processors.

The main distinction between instruction-level parallelism and thread-level parallelism is that instruction-level parallelism occurs at the processor level whereas thread-level parallelism exploits concurrency among multiple processors within the same computer [26]. When these threads share memory in addition to processing resources, the computer on which the threads are running is said to have a **shared memory architecture**. The thread in thread-level parallelism refers to a thread of execution in which some part of a program runs its code. Threads are different from processes in that threads share the same memory space and are all added to the same existing process. These attributes give threads a distinct advantage over processes when one is working with multiple processors, as an arbitrary number of threads can work on the same shared data structure, either through synchronization or through splitting the structure up into discrete parts [26].

**Distributed Computing** The distinction between parallel computing and distributed computing is much like the distinction between instruction-level parallelism and thread-level parallelism. Instruction-level parallelism occurs within one processor, while thread-level parallelism occurs in a system with multiple processors. Similarly, parallel computing occurs within one computer, while distributed computing occurs across multiple computers. Naturally, new and unique problems arise when a project migrates from a single system of computers to a cluster consisting of multiple computers that are just as challenging as the problems that arise when making sequential code parallel. Common problems include, but are not limited to heterogeneity in networks, hardware, programming languages, or implementation of standard constructs, openness of components within a distributed system, scalability, fault tolerance, concurrency of different resources across different machines, and unique quality of service (QoS) issues relating to availability, reliability, and performance that do not affect applications running on a single computer [27]. Distributed computing can refer to anything from blockchain networks, which distribute verification of information and transactions across many different systems, to web services architectures, in which a web application is broken into modular, discrete components which then run on different computers and communicate across the network, to cloud computing, in which innumerable virtual private servers are spun off and destroyed in tandem across many machines in a massive data center. This project will mainly focus on HPC settings in which memory-intensive scientific applications are run, but hopefully the deliverable will be able to be extended to cloud computing environments, and perhaps even to desktop computer environments if the memory management methods are applicable at this smaller scale. For the purposes of this project, computers with a discrete GPU or other processing component will not be considered distributed computing since many of the aforementioned challenges are less relevant when communicating between components within the same machine - offloading operations to a GPU is analogous to offloading to another CPU core or offloading cache contents to RAM.

## 2.2 Problem Domain: P-Complete Problems

In complexity theory, the NP and P classes are well known: P represents all decision problems which can be solved in polynomial time by a deterministic Turing machine, whereas NP, a superclass of P represents all problems which are not known to have polynomial time solutions. There is also another subclass of NP disjoint from P called NP-complete problems, into which all problems in NP can be reduced. While the daunting question of whether P = NP remains open, we generally consider NP-complete probables intractable, meaning that they are probably not in P. Less discussed is the similar class structure which exists within the P subclass. There exist two well known subclasses of P, NC and L, which have a standing comparable to P's within NP [28]. NC contains all problems which are parallelizable in poly-logarithmic time using a logarithmic number of processors, while L contains problems which are decidable in logarithmic space [29]. Additionally, there exists another subclass of P disjoint from  $NC \cup L$  called the P-complete problems. Like with NP and P, it is not known whether NC, L, or even  $NC \cup L$  is equal to P, but the P-complete problems can be considered as those problems which are probably not easily parallelized and/or deciable in logarithmic space.

One essential example of a P-complete problem is the subgroup containment problem, which asks whether two generated subgroups are the same. Many linear programming problems, graph theory problems, and number theory problems fall into the P-complete class. An excellent compendium of known P-complete problems, along with some proofs and explanations, can be found in [30]. In general, these are interesting, generic problems applicable to many different disciplines. However, the study of high performance computing is typically focused on achieving maximum performance from problems in  $NC \cup L$  while avoiding tailoring frameworks to the specialized needs of P-complete problems. PC2L aims to provide a framework which can support these types of inherently sequential and/or memory intensive problems.

## 2.3 Locality of Reference

In Central Processing Unit (CPU) design, as well as low-level kernel programming, engineers and computer scientists must consider the pattern in which processors are likely to access data so that said data can be provided as fast as possible, preferably without the processor noticing. For example, if a processor is going to access and increment a 64 bit integer 2<sup>60</sup> times, it would be preferable to have this integer in the CPU's cache, a small, incredibly fast section of memory, instead of the hard disk, which is a larger, and comparatively slow part of computer memory. The pattern in which a processor accesses data is termed locality of reference (LOR).

In the case of PC2L, we will be attempting to predict the pattern in which code in the operating system's userland which implements our library accesses memory instead of how the processor accesses memory, but we will still be utilizing LOR. There are several different subtypes of LOR which will have to be accounted for [31]. Spatial LOR is when one data

access within an interval predicts another data access within the same interval. Temporal LOR is when accessing one address in memory means that the same address will likely be accessed once more after a given time interval. Branch LOR is when memory in certain regions is most likely to be accessed because of the rigid structure of the userland program in our case, or the assembly instructions for the processor in the lower level case. These flavors of LOR can be combined to produced other distinct LORs. For example, perhaps a program's next memory access can be predicted by a combination of the interval it last accessed (spatial) and the data it most recently accessed (temporal).

## 2.4 Cache Replacement Policies

As mentioned in the previous section, a CPU's cache space is a low storage, low latency, high bandwidth memory module. A CPU's cache is built into the silicon of the CPU itself in order to achieve the minimum possible distance from where processing occurs. Similarly, companies like Facebook, Imgur, and Twitter cache their content on closer computers and/or user machines in order to achieve faster applications and minimize expensive requests. While understanding the power of caches is an essential part of the software engineering process, we will mostly be focusing on the knowledge that we can take away from the immense pool of research pertaining to general caches, and how said knowledge applies to our use case within a distributed computing cluster. One of the main pieces of lower level knowledge that may apply to the way PC2L manages the resources of userland programs is cache replacement strategy.

Cache replacement strategy refers to the decision process that leads to a chunk of memory being evicted from the cache. Typically this is predicated on the idea that caches have limited storage, and allowing information that will not be accessed again to hold space in the cache will drain performance. There are several heuristics for answering the question of which memory chunks should be evicted from the cache, and each one lends itself to different situations. One of the main strategies utilized in any kind of cache is least recently used (LRU) caching, which will evict the object with the oldest access date. Another common strategy is least frequently recently used, which is an implementation of LRU caching that prvileges popular entries, combining time and frequency of use to decide which entry should be evicted next. There is also time aware LRU caching, which adds a TTL component to entries in the cache, removing entries regardless of frequency after they have been in the cache for a certain period of time.

As mentioned before, each of these strategies lends itself better to different use cases. For example, previous research has found that a most recently used (MRU) replacement algorithm beat out all other replacement strategies when a looping sequential locality of reference was being used [32]. One of the main tasks in developing PC2L will be identifying the LOR for a given userland application and attempting to choose our cache replacement policy based on this information.

## 2.5 First-Class Distributed Computing in C++

While the most powerful computers in research in industry continue to expand their processor and GPU counts, distributed computing is not yet included as a first class component of the C++ Standard Templating Library (STL) [13]. This forces many developers of high-performance scientific applications to "reinvent the wheel" for each individual project. Common parallel computing constructs, like threads, mutexes, and other locks, went through a similar process in C++. Exploring the history of other attempts to standardize distributed data structures, as well as analogous constructs, is essential to understand the full picture of distributed computing in C++. First, we will detail the existing constructs for parallel and distributed computing and the history of their rise from community-driven tools to first class members of the STL. Next, we will explore recent attempts to add distributed computing paradigms into the C++ STL.

Existing Constructs Despite the lack of distributed constructs in C++, there are many objects used in heterogeneous/parallel computing that serve as important references for any distributed data structures/algorithms. Most important among the aforementioned constructs are std::async, std::future, std::atomic, std::mutex, std::unique\_lock, and std::thread, which are detailed in proposals N1682, N1815, N1875, N1883, N1907, N2043, N2090, N2094, N2096, N2139, N2178, N2184, N2885, and N2889, among others [33] [34] [35] [36] [37] [38] [39] [40] [41] [42] [43] [44]. A great summary and amalgam of all these proposals can be found in N2320 [45]. Figure 2.2 provides a summary of the relationships between these constructs.

To briefly summarize this history, before the ISO C++ STL implemented threading or any concurrency at all, Boost, a popular library that extends the STL, had its own version of threads, locks, and other essentials for concurrency. After the entire Boost community and development team had troubleshooted, iterated, and improved these features in boost, they had an outstanding product with fairly widespread industry adoption. Since the C++ working groups (WGs) have less flexibility and agility in the implementation of a new feature, they did not get around to discussing threading in C++ until after Boost was a full-formed library. As a result, the multi-threading library in the STL is opaquely influenced by Boost. C++ threads, just like boost threads, can be waited on, cooperatively cancelled, quereied, joined with other threads, detached, and otherwise managed. std::mutex in C++ is the mechanism by which threads are locked and synchronized. This ISO adoption of Boost standards is encouraging for any developer who wants to spin up a useful open-source library for use in the community, as it demonstrates that libraries with enough widespread community support can eventually become first-class members of the C++ STL.

The idea of a standardized object for resolving an asynchronous subroutine call arose as a result of the fact that though there were many different multi-threading APIs proposed for the C++ standard, each of these libraries made simply calling another subroutine in parallel a difficult task with high code complexity. The intended domain for std::async was extracted concurrency in existing programs. There existed, and still exist, a number of applications that are purely sequential, having been written before multi-threading was

widely possible, and inserting a function call in a couple of places is usually a more realistic goal than rewriting entire applications with concurrency in mind. N2889 gives the example of quicksort: std::async would be appropriate for recursive calls to quicksort, but not to the iteration in a partition, as it was not intended to compete with existing loop-parallelism solutions. std::future is the type returned by a call to std::async, and was proposed for this purpose instead of std::unique\_future to avoid unnecessary overhead. std::future can be thought of as a more primitive thread, in that it doesn't not provide any method for synchronization.

Threads are relevant for the purposes of this project since thread-level parallelism will be necessary to maintain any concurrent data structure at a node level. Additionally, passing, cancelling, or locking threads from node to node may be essential depending on the implementation of our concurrent data structures, which seems to indicate that either using some implementation of thread pools or creating our own may be necessary. std::future is relevant for work that does not require synchronization, and a distributed implementation of future could be interesting, as it could potentially offer easy speed improvements to poorly written HPC applications.




Figure 2.2: Relationships between existing and proposed C++ constructs

Recent attempts Among the most compelling recent attempts to include distributed constructs in the STL is the proposal P0443 [46]. Driven by the increasing diversity and heterogeneity of hardware within almost every system from the newest smart phone to HPC clusters, this proposal suggests the creation of a work execution interface, std::executor. Additionally, the proposal calls for representations of work/the relationships between work,

std::sender and std::receiver. The executor interface could be used to represent anything from a thread pool to SIMD units to GPU runtimes to the current thread. Programmers could author executors by defining their own execution functions for each of these very different environments, and the executor interface is likely robust enough to provide support for any other execution environments that might arise in the future. Senders and receivers can represent almost any relationships between work in a flow diagram, allowing for the development of more generic code that acts on an asynchronous dependency graph and can be moved seamlessly in-and-out of systems with significant hardware differences.

An interesting addition to P0443 is the application of affinity to executors as described in [13]. In this context, affinity refers to memory access performance between running code and the data accessed by said code. In this context, a resource has higher affinity with a section of memory if access of that section comes with lower latency and/or higher bandwith [13]. The authors suggest tailoring the executors detailed in P0443 to allow for application developers to preemptively place data/threads in the right place according to affinity, making it so that applications do not have to rely on the operating system to allocate each particular part of memory to the highest affinity segment, perhaps speeding memory access and/or achieving more bandwith.

While both of these ideas would likely mesh excellently with this project, unfortunately neither have made it into any recent C++ standards. The current C++ machine model is still strictly CPU focused [13], and thus does not account for GPUs or other heterogeneous components, much less other computers. However, the approach of allocating memory based on affinity within an application instead of relying on the operating system is incredibly relevant for this project, as we will likely have to design our solution to optimize affinity on both a node level and a cluster level, where affinity with each big memory node must be accounted for.

## 2.6 Memory in Distributed Applications

Since the beginning of the information era, there has been rapid development of better CPUs with increased cores and faster clock times in conjunction with an increase in demand of data accesses in many applications [47]. Since the affordability and speed of RAM has not followed that of CPUs, this means that the memory resources in a distributed system are now much more expensive relative to CPU cycles. As a result of this, any interventions that improve the efficiency of accessing and sharing memory, whether at an operating system level or user level, could greatly improve the profitability and efficiency of existing distributed applications. Literature presents several existing improvements to memory usage in distributed applications like [12] [47].

Some of the main challenges in architecture of a shared memory system include coherence enforcement, coherence protocol, processor system interfacing, and interconnection network utilization [48]. In this context, coherence refers to determining which instance of a given piece of memory can be considered accurate. For example, a distributed system may cache 4 redundant copies of the same block of memory on 4 separate nodes to speed reading this




Figure 2.3: Distributed Shared Memory [3]

block. When one node updates this block of data, all 4 must be notified, and the value must be changed in all of their local caches. Processor system interfacing refers to interactions a distributed application might have with distinct processors on distinct machines. For example, one processor may be little-endian whereas another is big endian. For the purposes of this project, this subtle, yet important, issue will initially be ignored in favor of shipping a viable product for Miami University's cluster, then addressed after a sufficiently featured prototype is working. Extra attention will be paid to using/implementing the most efficient coherence protocol while still achieving acceptable coherence enforcement.

In light of all the potential pitfalls surrounding distributed memory and the abundance of programs that rely more on intensive data access than repeated operations, designing a framework that is intended specifically to work with these kind of specialized applications seems to be a desirable goal.

## 2.7 Application Binary Interfaces

Since the scope of this project is fairly low level, some exploration of how the operating system handles the transfer of data from program to program is necessary, as similar methods will be used when transferring data from machine to machine. Just as an Application Programming Interface (API) defines how users of an application should use exposed methods in a human-readable format, the application Binary Interface defines how programs should use exposed machine methods. AMD's System V ABI for x86 and x64 systems [49] is one example of how an ABI might look in the real world.




Figure 2.4: Hardware/Software diagram of a typical system. ABI is in blue. [4]

Project	Paradigm	Architecture	Nested	Adaptive	Data Dist.	Scheduling	Continued development
STAPL	S/MPMD	Shared/Dist	Yes	Yes	Auto/User	Customizable	Yes
PSTL	SPMD	Shared/Dist	No	No	Auto	Tulip RTS	No
Charm++	MPMD	Shared/Dist	No	No	User	prioritized execution	Yes
CILK	S/MPMD	Shared/Dist	Yes	No	User	work stealing	No
NESL	S/MPMD	Shared/Dist	Yes	No	User	work and depth model	No
POOMA	SPMD	Shared/Dist	Yes	No	User	pthread scheduling	No
SPLIT-C	SPMD	Shared/Dist	Yes	No	User	user	No
X10	S/MPMD	Shared/Dist	No	No	Auto	-	Yes
Chapel	S/MPMD	Shared/Dist	Yes	No	Auto	-	Yes
Titanium	S/MPMD	Shared/Dist	No	No	Auto	-	No
Intel TBB	SPMD	Shared	Yes	Yes	Auto	work stealing	Yes

Table 2.1: Comparison between different distributed solutions in or resembling C++ [1].

.

While dealing with ABIs is typically the job of the compiler or the operating system, there are obvious benefits for framework developers who know the ins-and-outs of industry ABIs. For example, if the runtime system for the framework that is developed for this project ends up using caching, and C++ objects have to be transferred around from machine to machine, they will likely have to be transferred in either binary or some condensed form of binary, and we must know how to translate this back into an object that is received into an understandable format for the recieving machine. Knowing at least some basic calls to the ABI could be an essential part of caching objects at a node level, and will likely play a role in our coherence protocol.

Additionally, dealing directly with the application binary interface could prove to be the most performant solution for our program. If we intended to cache data at the node level, we could simply store it in binary, or some compressed binary, format, moving it around from node to node in the cluster and making calls to the ABI to get it into the instance of our application that is running on a particular node.

## 2.8 Related Work

There exist a number of comparable libraries that have attempted to standardize commonly used distributed/parallel structures, or otherwise create a standard library for distributed

computing in C++. Out of all of the libraries initially created to address distributed computing in C++, however, few are still in continued development in 2021. The comparison table lists libraries for distributed and parallel computing in C++. Some of these libraries have created their own language (Chapel/Cilk) based heavily on C/C++ specifically to support their run-time system (RTS). Others, like Charm++, have created their own interoperable message passing interface for communication between processors and nodes. One additional significant difference not readily visible on the table is that none of these libraries attempt to solve any of the difficulties inherent in memory-bound distributed applications. Additionally, there are numerous solutions dedicated to speeding distributed computing with large in-memory components, including Spark, Memcached, and Globally Addressable Memory (GAM). Brief overviews of the architecture and contributions of each of these solutions are provided below.

#### 2.8.1 STAPL




Figure 2.5: STAPL Architecture [5]

Description The Standard Template Adaptive Parallel Library (STAPL) was developed by researchers at Texas A&M University in the late 1990s, far before the C++11 standard provided a set of standardized tools for concurrency. The library was originally created as a super-set of C++'s STL, with the intent to possibly replace the STL on small to medium multiprocessing systems [14]. STAPL is capable of running both single program multiple data (SPMD) and multiple program multiple data applications, and its scheduling algorithm is customizable. STAPL, like the C++ STL, is a generic library, offering data structures and algorithms that can be exploited by a large number of heterogeneous applications. [14]. STAPL implements each distributed data structure as a thread-safe, concurrent object called a pContainer [5].

STAPL pContainers consist of a finite collection of typed elements, storage space, and an interface of methods/procedures that can be applied to the pContainer. [5] Each pContainer is globally addressable, meaning it provides shared memory address space, and can be composed with other containers to create new structures [5]. Distributed data structures

implemented by STAPL include an array, a vector, a list, a matrix, a graph, a map, and a set [50] [51]. The library also includes common algorithms for these data structures like those one would find in the C++ STL.

STAPL facilitates communication between data structures and algorithms by having algorithms communicate with pViews through pRanges in the same way that algorithms in the C++ STL communicate with iterators [5]. STAPL represents most algorithms using compositions of algorithmic skeletons, which include many common interaction patterns in parallel programs; for example, map, reduce, zip, and gather [52]. Providing standard, efficient implementations of these skeletons allows users of the framework to focus on the business logic of their program instead of generic patterns. The code sample below includes an example usage of a few of these algorithmic skeletons.

Like many of the other C++ libraries designed with distributed/parallel computing in mind, STAPL provides its own custom runtime system detailed in [53]. One of the main ideas in STAPL's runtime system is that of a paragraph, which is essentially a directed task graph in which each work items are represented by vertices and dependencies are represented by edges. The runtime system provides executors and schedulers for the tasks detailed in pRanges [1].

#### Contributions

- Adaptive Remote Method Invocation (ARMI). STAPL provides primitives for registering parallel objects and using Remote Method Invocation on them from any cluster machine. This allows for the asynchronous transfer of data and work throughout the distributed system. ARMI utilizes the future and promise constructs detailed in 2.5.
- Generic Distributed Containers (pContainers). The STAPL parallel container framework provides a good way of abstracting away the implementation details of a given container on a distributed system, giving users a generic interface that works with any parallel container regardless of the type of system or network on which it is exists. In addition to a good interface, STAPL provides its own implementations of containers that stack up well against other industry-standard implementations in scalability and performance trials. [5].
- Shared Memory Abstraction. For users who are not working on lower-level applications, STAPL provides an abstraction of the global memory. For more advanced users, STAPL exposes a partitioned global address space (PGAS) architecture.
  - Big Data Graphs. This is a particularly interesting contribution for this project. STAPL's graph library [51] provides a novel approach to out-of-core processing for big data graphs in memory-constricted systems, allowing algorithms implemented in this library to efficiently process graphs that do not fit entirely in RAM. STAPL's parallel graphs use a novel approach that combines RAM and hard disks/SSDs, and works exceedingly well on large distributed memory networks. The approach is comparable

to paging, loading subgraphs of a larger graph into available RAM until the whole graph is processed.

**Code sample** This code solves the first project euler problem, which asks for the sum of all numbers below n that are multiples of 3 or 5. [54]. The code was retrieved from the examples section of STAPL's Gitlab repository.

```
typedef unsigned long long ulong_type;
3
4
   struct three_five_divisor
5
      template < typename T>
6
     bool operator()(T i)
7
8
9
        return !((i % 3) == 0 || (i % 5) == 0);
10
   };
11
12
13
   stapl::exit_code stapl_main(int, char** argv)
14
15
16
      ulong_type num = boost::lexical_cast<ulong_type> (argv[1]);
17
      // Creates array container of unsigned integers that will be used for storage.
18
19
      stapl::array<ulong_type> b(num);
20
21
      // Creates view over container.
22
      stapl::array_view<stapl::array<ulong_type>> vw(b);
      // Fills the container with values from 1 to n.
24
25
      stapl::iota(vw, 1);
26
      // For numbers in the container that return true to the three_five_divisor
27
28
         functor, they are set to 0.
29
      stapl::replace_if(vw, three_five_divisor(), 0);
30
31
      // Adds the total of all elements in container.
32
      ulong_type total = stapl::accumulate(vw, (ulong_type)0);
33
      // Prints the total sum.
34
35
      stapl::do_once ([&] {
       std::cout << "The total is: " << total << std::endl;</pre>
36
37
38
39
     return EXIT_SUCCESS;
40
```

Listing 2.1: STAPL code sample for Project Euler number 1. Headers and doxygen comments removed for brevity

#### 2.8.2 Charm++

**Description** Charm++ is a parallel programming framework designed to ease the development, execution, migration, and decomposition of parallel applications [18]. First developed in the early 1990s, Charm++ may have been one of the earliest frameworks to attempt to address distributed computing issues with object-oriented solutions. When Charm++ was first brainstormed, both object orientation and concurrency were still relatively novel.




Figure 2.6: Charm++ Architecture [6]

Charm++ was especially innovative among early object-oriented concurrent frameworks in that it allowed for abstractions of modes of information sharing and communication, provided support for load balancing and prioritization, and put forth a new "chare" object used for programming common data parallel applications [55].

A chare is essentially a parallel process which can spin up more chares and send messages to other chares. In this sense, the Charm++ framework is only a step above MPI in that it provides additional features on top of the bare-bones parallel process management system. Some of these features include data abstractions for information sharing, such as read-only data, accumulators, monotonic/atomic variables, and distributed tables [55].

Additionally, over a decade before the STL accepted future and async as members, Charm++ included its own implementation of future, which is basically follows the same idea as the STL implementation discussed in 2.5 in that the calling process blocks until the value in the future is computed.

Unlike STAPL and some other framework's in this domain, Charm++'s runtime system is message driven, and every Charm program can broadly be defined, much like MPI, as an initialization and a message-driven loop [56]. In the initialization, the user defines a main chare and branch chare, initializes a memory manager, crafts queue management devices, and deals with load balancing, among other things. In the mesage driven loop, termed a "pick and process loop", the runtime system essentially acts as a work pool manager, comparable to an executor in a thread pool except with messages instead of threads. Users choose how messages are picked, defining distinct message priorities as necessary for different applications.

#### Contributions

- Message driven runtime system. Whereas many frameworks abstract away the concept of messaging such that the user does not have to deal with it, Charm++ is entirely based around messaging. All objects are built around sending and processing messages. While this can induce a learning curve for Charm++, it also makes programs written in Charm++ more readable for advanced users.
- Latency tolerance through futures. As mentioned in 2.8.2, Charm utilizes largely the same future construct that is used in the C++ STL. This makes transitioning

trivially data parallel applications to Charm much easier, as the futures can simply be swapped out.

Code sample This code prints hello world on a single processor using a single chare in Charm++. It is difficult to show any other simple programs, as Charm++ programs often exist across a header file, source file, interface file, and involve a nontrivial degree of code complexity.

```
// File: main.h
   #ifndef __MAIN_H__
   #define __MAIN_H__
   class Main : public CBase_Main { (1)
5
6
7
    public:
     Main(CkArgMsg* msg); (2)
9
     Main(CkMigrateMessage* msg); (3)
10
11
12
13
   #endif //__MAIN_H__
14
15
16
   // File: main.c
17
18 #include "main.decl.h" (6)
19
   #include "main.h"
   // Entry point of Charm++ application
21
   Main::Main(CkArgMsg* msg) {
23
24
     // Print a message for the user
     CkPrintf("Hello World!\n"); (4)
25
26
27
     // Exit the application (5)
28
     CkExit();
29
30
   // Constructor needed for chare object migration (ignore
31
32 // for now) NOTE: This constructor does not need to
33 // appear in the ".ci" file
34 Main::Main(CkMigrateMessage* msg) { }
35
   #include "main.def.h" (6)
36
37
38
   // File: main.ci (interface)
39
    mainmodule main { (7)
40
41
     mainchare Main { (8)
       entry Main(CkArgMsg* msg); (9)
42
43
     };
44
45
  };
```

Listing 2.2: Hello World in Charm++ from [6]

#### 2.8.3 X10

**Description** X10 was developed in 2004 as part of IBM's Productive Easy-to-use Reliable Computer Systems (PERCS) project, partially because its authors felt that concurrent inter-




Figure 2.7: X10 Architecture [7]

actions in languages like Java were too technically complicated to be grasped by the majority of practicing programmers [20]. While the two frameworks mentioned so far attempted to add access to distributed memory to C++ as part of frameworks, X10 is an attempt to create an entirely new language dedicated to distributed and parallel computing. X10 is not alone in this category: there are a multitude of programming languages or language spin-offs created solely for this purpose, including, but not limited to High Performance Fortran, ZPL, Titanium, Co-Array Fortran, SPLIT-C, Unified Parallel C, and CILK. X10 deserves more of a spotlight than these languages in the context of this project because it is heavily based on C++, the target language for our proposed framework, and because, like the other frameworks outlined here, it had its own approach to sharing distributed memory through a PGAS. X10's language features are largely irrelevant for the purposes of this proposal; it suffices to say that X10 is a static, strong, and safely typed compiled object-oriented language that shares many of the features of C++.

An essential concept in X10 is that of a *place*, which is a collection of light-weight threads, termed *activities*, and data. Since the language was designed with high-performance scientific computing in mind, these places were intended to correspond with nodes in a cluster, but could also correspond with one coprocessor in a commercial machine. X10 allocates storage on the activity and place level, with a unified PGAS for remote activities and additional storage allocate for *values*, which are immutable, stateless classes comparable to immutable plain old data (POD) objects in other languages.

X10 replaces locks with "atomic sections", barries with "clocks", and threads with "asynchronous operations" in an attempt to raise the level of abstraction for standard constructs. Atomic blocks are implemented such that there is a one-to-one relationship between a lock on an atomic block and a place. This means that if an activity from a given place is running within an atomic block, no other activity from the same place will be able to run in the same atomic block. Unlike other language and library solutions for distributed computing, X10 allows for conditional atomic blocks that only activate when a given predicate is satisfied [7].

#### Contributions

- Asynchronous calls in place of threads. X10 largely abstracts the concept of threads away from its users, allowing them to worry instead about entire machines. Part of this approach is applicable to this project in that asynchronous calls could be used for accessing, modifying, and allocating distributed data structures with the internal thread structure abstracted away from the user.
- Storage classes. As mentioned, X10 offers 4 different storage classes: Activity-local, place-local, partitioned-global, and values. This sort of distinction in storage classes is certainly something applicable to this project, as there will have to be some similar scheme for dividing data between nodes and coprocessors, as well as a potential class for data which must be stored on a big memory node.

Code sample This code sample prints a command line argument to all places. Compared to the implementation of Hello World in Charm++, and the Hello World examples in languages with libraries for distributed computing, this offers a relatively low code complexity. There is a trade-off however, in that the language must be made aware of more information about the distributed system on which it is running.

Listing 2.3: Hello World in X10 from [57]

1 class HelloWholeWorld {
2 public static def main(args:Rail[String]) {
3 finish
4 for (p in Place.places())
5 at (p)
6 async
7 Console.OUT.println(p+" says " +args(0));

## 2.8.4 Chapel

**Description** Like X10, Chapel attempts to solve the problem of providing a standard library for distributed computing through a new language instead of a framework that extends an existing language. Additionally, the design and development of Chapel, like that of X10, was led by an industry leader in high performance computing, Cray Inc. Chapel's original authors believed that the predominant mode of programming for HPC applications at the time, Fortran and/or C/C++ with MPI, was too low-level and demanding for typical programmers, comparing writing MPI programs in these languages to writing assembly code for single sequential processor machines [19].

As mentioned in 2.8.3, there were many languages with the same goal as Chapel, so the authors attempted to differentiate themselves by aiming to outperform these languages while still offering the same abstractions to increase productivity. Chapel's four main goals at design time were to offer support for fine-grain parallelism, provided the infrastructure for locality-aware programming, allow for object-orientation, and allow for generic programming and type inference to simplify the type systems presented to users. Like X10, Chapel removes




Figure 2.8: Chapel Compilation and Runtime Architecture from [8]

the notion of a thread from the language, eliminating many concurrent resource management issues from users.

One of the most important concepts in Chapel is that of a *domain*. A Chapel domain is essentially a set of indices that supports parallel iterations [58]. This construct is used to support all of the data structures in Chapel, from sets to arrays to hash tables. Since the concept of domain is far more adaptive than the traditional array in other high-level programming languages, this results in a higher degree of flexibility when working with domains. For example, users can define domains with indexes that are floating points, strings, or references instead of just integers [58].

Chapel's runtime system has a communication layer that supports inter-locale communicate, PUT/GET operations that work similarly to their HTTP equivalents, and remote fork operations which can be described as the distributed equivalent of the STL implementation of fork on a single system [8]. The runtime system's tasking layer is another abstraction of the concept of threads similarly to what exists in other libraries, offering synchronization and dependency support - the runtime system offers a distinct, "threading" layer to separate these tasks from the underlying thread programming. The runtime system

#### Contributions

• Lightweight processors. In 1 and 2.6, the prevalence of workloads that are dependent more on memory than processor performance is thoroughly discussed. The authors of Chapel noted this phenomenon as early as their first publication about the language in 2004, calling attention to the fact that large register sets/data caches are focused on a single thread, which can result in unnessarily large execution state and expensive context switching [19]. In an attempt to remedy this, Cascade provides a distinct class of virtual processor, called a "lightweight" processor, that is optimized for programs which are either rich in short threads/synchronization or data intensive, and

is implemented in the memory subsystem. While this project will likely never create a new virtual processor, this aspect of the Cascade architecture is intriguing, and using parts of this open implementation could be productive.

• **Domain.** Chapel's concept of a domain, while implemented at the language level in their work, could be interesting as a generalization of an array within the context of a distributed C++ framework. Perhaps implementing an array with a more general indexing set as part of the library for this thesis project could lead to higher productivity and lower code reuse.

Code sample This code sample from [59] demonstrates a distributed memory task parallel Hello World program in Chapel.

```
config const printLocaleName = true;
2
3
4
   config const tasksPerLocale = 1;
5
6
   coforall loc in Locales {
7
8
     on loc {
9
10
       coforall tid in 0\.\.#tasksPerLocale {
11
         var message = "Hello, world! (from ";
12
13
14
         if (tasksPerLocale > 1) then
           message += "task " + tid:string + " of " + tasksPerLocale:string
15
16
         message += "locale " + here.id:string + " of " + numLocales:string;
17
18
19
         if printLocaleName then message += " named " + loc.name;
20
         message += ")";
21
22
23
         writeln(message);
24
       }
25
     }
26 }
```

Listing 2.4: Hello World in Chapel




Figure 2.9: Memcached Architecture from [9]

#### 2.8.5 memcached

**Description** Unlike all of the previous frameworks/languages previously explored, memcached is not a dialect/library of any other language, but rather an application, namely, a daemon, in and of itself. memcached was also originally created by Brad Fitzpatrick, a developer for LiveJournal who was looking to speed the retrieval of objects from memory on a webserver with in-memory caching [60]. The application was first written in Perl, then was rewritten in C to eliminate inefficiencies inherent in Perl.

While memcached was originally only intended to serve pages and data from memory on LiveJournal, its use has expanded to the point where it is now a now a household name in industry. memcached is used on Twitter, Wikipedia, and many other high traffic sites to alleviate database load. Fitzpatrick recognized early on that CPU cycles were starting to get faster and faster, leading him to valuable to burn them over waiting for comparatively slower disks [9].

Fitzpatrick was able to achieve his goal of using memory and CPU cycles over disk space whenever possible by creating a global hash table in which objects are stored as key-value pairs. memcached instances are run on every server with any memory over a cluster. memcached utilizes a two-layer hash: the first layer decides to which memcached instance a request should be sent by hashing the key onto a list of virtual buckets (each a memcached instance), and then the memcached instance uses a typical hash table [9]. memcached can be run on servers with many different memory sizes, and is relatively machine agnostic, meaning it does not depend upon the endian-ness or instruction set of a machine.

All memcached algorithms are O(1), and it uses a slab allocator for memory allocation, generating slab classes of varying size. Memcached is also lockless, because objects are internally multiversioned and reference counted, meaning that no client can block another

client's actions.

#### Contributions

- Redundant and lockless distributed memory. While many approaches to distributed memory utilize at least some sort of locking mechanism, memcached does not. This allows for a far more usable product, and flattens the learning curve for users, as the only background knowledge needed is how to effectively utilize a dictionary. memcached also provides exceptional redundancy, as any node in a cluster can go down without affecting the performance of the overall service/website.
- Efficient load-balanced implementation of two-layer distributed hash table. memcached may be a bit limited compared to the C/C++ libraries detailed earlier, but it does offer an excellent implementation of a distributed hash table. This could serve as a reference implementation for the maps/hash tables in this project.

## Chapter 3

# Overview and Terminology

As of right now, PC2L will be a **header-only** library. In order to initialize PC2L for a project, one must use the singleton **System** class, which contains system-wide settings, information, and shared objects. Settings on this class will determine the number of nodes that should be used in a run of PC2L. After this class is successfully obtained, the user can start PC2L, use data structures and algorithms, and then close PC2L when its features are no longer necessary, terminating all distributed processes. In this way, PC2L can be easily integrated into any portion of an existing application, allowing users to trivially transition from serial execution on one machine to distributed computing, then back to serial computing again if necessary. In any given instance of PC2L, there can be an arbitrary number of distributed Worker objects which handle the message passing work that would typically be done by users in a traditional distributed computing workflow. PC2L also includes a mode in which only one node in a cluster can write data, while the rest of the nodes are used as a distributed cache. This mode of operation allows for maximal utilization of cluster-wide memory and eliminates the potential for write-collisions, making it useful for applications in which a large in-memory data structure is constructed then queried many times.

## 3.1 Message Passing

The main goal of this thesis is to deliver a portable library for parallel/distributed computing that is optimized for working with data intensive applications. In order to achieve this, we need some form of communication across nodes in a supercomputing cluster and/or processes on a local machine. Instead of reinventing the wheel by developing our own message passing protocol, we will stick with the industry standard Message Passing Interface (MPI) [61]. MPI was standardized by 60 people from 40 top computing organizations across the United States including researchers, computer manufacturers, laboratories, and major companies. Nine versions of MPI have come out since the protocol's debut in 1994, with varying degrees of acceptance and adoption from the supercomputing community, but its core functionality is used almost universally in all high performance computing projects. Despite MPI's status as the de facto standard for message passing, other alternatives to MPI that have gained more popularity in industry. Among these are Spark [21], Charm++ [18], and ARMCI [62]. However, Charm++ is actually an abstraction over MPI, utilizing it is a hidden backend, ARMCI does not deliver nearly all of the same features as the MPI standard, and, as demonstrated by one recent study of a big memory application in metagenomics [63], MPI applications are typically much faster and much less memory hungry than their Spark equivalents.

In PC2L, the main purposes for message passing will be memory synchronization among nodes and instruction delivery to distributed workers. For instance, a pc21::vector may be stored across several nodes, with distinct or overlapping sub-vectors in each node. If a program is operating on only one section of the vector corresponding to only one node, these changes can be stored in a node-level cache initially, then any caches storing the same data, along with workers operating on this data, can be informed of changes via an update message.

#### 3.1.1 Message Class

Instead of directly interfacing with an MPI implementation through the typical MPI directives, PC2L utilizes a Message class for internal consumption that abstracts most of these features away. This level of abstraction allows the underlying MPI commands to be changed without modifying the code in every single file across PC2L. Additionally, it opens the door for version of PC2L that are compatible with different versions of MPI, perhaps utilizing some more recently features in different versions. All of the MPI commands utilized in PC2L are redefined as macros within an internal MPI-helper header.

#### 3.2 Workers

Classes that inherit the Worker interface are used to abstract away different kinds of message passing in PC2L. At a minimum, any class that implements the Worker interface runs on a process with non-zerio MPI rank, sends messages to other Worker classes, and contains a buffer used to keep track of received messages. Workers will initially only be concerned with storing and retrieving information from a PC2L instance's distributed Cache, but different Worker variations will likely be added as the project progresses and different needs arise.

#### 3.2.1 CacheWorker

A CacheWorker in PC2L is responsible for sending and receving cache-blocks to and from different processes. In order to best utilize the RAM in each separate node, each CacheWorker process will be run on a different compute node. When a CacheWorker is sent a message to store or retrieve a block of data, it will compute a composite key that combines that data structure type within which the block is stored with a unique block tag generated at run-time, allowing for  $\mathcal{O}(1)$  address retrieval for members within a given distributed container.

### 3.2.2 CacheManager

While there is one CacheWorker for every node included in a run of PC2L, there is only one CacheManager overall system-wide. The CacheManager for a given run of PC2l will run on the process with MPI rank zero, and will coordinate each CacheWorker across the system.

Data structures in the program will communicate with the CacheManger, which will then schedule tasks to be performed on one of the many CacheWorkers using message passing.

## Chapter 4

# Research Overview

## 4.1 Proposed Methodology

The main purpose of PC2L is to provide users with distributed implementations of the most essential data structures in the C++ STL. Instead of attempting to implement every single data structure in the STL, we have chosen 3 of the data structures which we believe will be most crucial for general applications for our initial prototype of PC2L. We determine the following data structures to be crucial because many other data structures involve one of them as a component and they are generic enough for use in almost any program. Together with these data structures, we will deliver disitributed equivalents of some common STL algorithms that ease their use.

### 4.2 Vector

From a user perspective, the PC2L vector will mimic the functionality of the std::vector detailed in [64] [65]. To briefly summarize these features, the vector will act as a generically typed, variable size array. Users can initialize an empty vector and add an arbitrary number of elements to it. The vector starts with a size of 0, signifying its lack of elements, and a capacity of 1. When the number of elements in the vector reaches the current capacity of the vector, the capacity is expanded by some factor. In many STL implementations, including GNU's G++, the vector is expanded by a factor of two. Other C++ implementations, like Microsoft's Visual C++, choose a rate of 1.5. Most, if not all, implementations of the STL vector necessarily choose to expand capacity exponentially in order to ensure that an element can be added to the end of a vector in amortized constant time. In order to access and modify elements in the vector, users can either obtain an iterator object, use bracket notation, or use the at function, which throws an exception if the user attempts to access an invalid element. Elements can be removed or inserted into any position in the vector. STL vectors typically utilize an allocator for storage needs, and can be constructed utilizing different allocators.

In a PC2L vector, the same familiar design pattern described above will be utilized, except utilizing a memory allocator that works across multiple machines, allowing a programmer to construct data structures that far exceed the memory capacity of most individual node computers. When allocating space to the vector, we will prefer to first use one machine, then expand to other machines when the capacity of an existing machine is low. Designing

the vector in this fashion ensures that contiguous runs of elements below a certain size are more likely to be stored in the same machine. As an added feature of the library, we could potentially allow users to specify the proportion of elements in a vector that should be stored in each node.

## 4.3 Unordered Multi-Map

The idea of a map or dictionary, meaning an associative container which provides  $\mathcal{O}(1)$  access, insertion, and deletion, is ubiquitious across most modern programming languages. In C++, the most common map implementation across many programs is likely the std::unordered\_map, a generic map which utilizes hashing to map a set of unique keys to their respective values. Instead of re-creating this map, we have decided to first implement a version std::unordered\_multimap, which allows multiple copies of each key value instead of requiring uniqueness, with the understanding that a basic map can later be implemented utilizing a subset of the code from the multi-map. In the STL definition of a multi-map, users can obtain the first element matching a given key using the find method, as with any other map. However, utilizing the equal\_range member method provides users with an iterator that can be used to list all of the values associated with a given key. Users can erase and/or insert key-value pairs, swap the values associated with one key to another key, and count the values associated with any allocator. Additionally, users can select the predicate for checking key equality as well as the hash functions which dictates where values corresponding to a given key will be stored.

PC2L's implementation of an unordered multi-map will likely utilize the vector structure for storing all values associated with a given key, meaning that the PC2L vector must be complete before development of the unordered multi-map begins. The simplest way to develop an unordered multi-map would likely be a vector of PC2L vectors, in which the hash function returns the location in the top-level vector of the value vector associated with a given key. However, we could potentially obtain better performance at the cost of more disorder by simply randomly storing values in the next available block of memory and maintaining a vector of addresses. This is because we would not have to design for efficient access of contiguous runs within an unordered multi-map, since order obviously does not matter in this structure.

## 4.3.1 Graph/Tree

While the C++ standard library does not contain any generic graph/tree interface, these data structures are incredibly important in most contemporary programs. After PC2L's unordered multi-map is created, using that structure to support an adjacency list for a graph or tree would be relatively simple. For other applications, it could be useful to provide an implementation of a binary search tree (BST) that could be used to implement ordered sets and/or (multi) maps. In most implementations of the C++ STL, the std::map, and std::multimap, among others, are supported by a binary search tree.

Overall, we will consider the implementation of top-level graph and tree constructs for implementation only after the vector and unordered multi-map are implemented. As mentioned, PC2L's vector will support its unordered multi-map, which will in turn support its graph/tree classes if there is enough time to develop them. Additionally, users could even create their own graph/tree equivalents once PC2L delivers a memory allocator, vector, and multi-map.

## 4.4 Associated Algorithms

Along with generic, robust implementations of common data structures, the C++ STL also provides common algorithms for interacting with said data structures. After developing distributed equivalents of STL data structures, we will begin development of distributed equivalents of algorithms for dealing with those algorithms. In the STL, many of these functions are contained within the algorithm header.

Method	Description	Vector	Unordered Multi-Map	Graph/Tree
find	locate an item in a PC2L	Yes	Yes	Yes
reverse	reverse the order of elements	Yes	No	No
swap	exchange elements at given locations	Yes	Yes	Yes
max/min	maximium/minimum element	Yes	Yes	Yes
сору	copy elements to new location	Yes	No	No
reduce	use function to aggregate range	Yes	No	No
map	apply function to each element	Yes	Yes	Yes
bfs/dfs	iterator for breadth/depth-first search	No	No	Yes
dijkstra	iterator for shortest path using dijkstra	No	No	Yes
mst	tree that connects all nodes with minimum weight	No	No	Yes

Table 4.1: Structures in which each algorithm is implemented

Table 4.1 describes some of the algorithms that we plan to implement within PC2L. These are subject to change, which might include addition, subtraction, or modification. Drawing inspiration from [14], as well as industry-standard big-data processing programs like Hadoop, we have chosen to implement two essential algorithmic skeletons, map, which is not implemented in the STL, and reduce, which is. Additionally, we have chosen to distributed equivalents of several simple graph algorithms for the PC2L graph such that users do not have to worry about creating these on their own.

## 4.4.1 Distributed Memory Allocator

For each data structure implemented in STAPL, we will have to allocate memory proportional to the number of generic elements in said data structure. In the C++ STL, this is done using a std::allocator, which can allocate and release blocks of storage, give addresses for said blocks of storage, and construct/destruct objects. std::allocator expects contiguous memory allocation, meaning that blocks of memory are allocated in a strict linear order

such that pointer arithmetic works as expected. Each C++ STL container must utilize some implementation of the allocator interface, and a default one is provided if the user does not suggest one.

In keeping with the theme of providing distributed equivalents of standard library data structures, PC2L will provide a distributed implementation of std::allocator. This will be the default allocator for PC2L data structures, and it will also be able to be used on STL data structures, albeit with perhaps inferior performance. A simple, prototypical allocator could create a new addressing system by numbering each node in a run of PC2L and concatenating node number with an address provided by a conventional allocator within that node. Again, one important consideration for any implementation of std::allocator is ensuring that pointer arithmetic works as expected. With this in mind, we may have to override some operations for PC2L pointers so that they work as expected.




Figure 4.1: Thesis timeline

## 4.5 Dissemination of Results

We plan to split the results into two separate sections: an initial paper, which will cover the details of pc21::vector and pc21::allocator, and the full thesis, which will cover the complete implementation, optimization, and application of all data structures in PC2L. We will submit abstracts/drafts of the final thesis paper to the ACM Symposium on the Principles of Distributed Computing, IEEE International Parallel and Distributed Processing Symposium, and the ACM International Symposium on High Performance Distributed Computing. We will submit the paper on pc21::allocator and pc21::vector to IEEE Transactions on Parallel and Distributed Systems (TDPS), Springer's Distributed Computing, and Elsevir's Journal of Parallel and Distributed Computing. All of these submissions will be standard journal articles. Additionally, the complete thesis will be published to OhioLink, as is standard for graduate theses from this department.

## 4.6 Validation

While PC2L may sound great so far, we are in desperate need of some objective measurables that can demonstrate its efficiency, scalability, and usability. The goal will be to maximize each of these three key attributes, hopefully enough that they exceed comparable measurements for competing libraries.

#### 4.6.1 Performance Comparison with Sequential Equivalents

First, we will compare PC2L data structures with their sequential equivalents in the C++ STL. We will do this through several unit tests which fill, remove, and find elements within several of PC2L's data structures. Of course, some data structures, like the pc21::graph will not have an exact sequential counterpart, in which case they will be compared to any data structure with common features, or reference libraries that implement the same structures. We expect sequential data structures to beat PC2L when a smaller number of elements is inserted into a data structure, but we expected PC2L to prevail as the number of elements in a data structure grows.

#### 4.6.2 Adaptivity Assessment

Users will be able to customize caching in PC2L such that the elements that are cached best suit the access pattern of their project. In an attempt to evaluate whether this feature is actually adaptive to different access patterns, we will test different access patterns against different feature settings. For example, we could test a sequential access pattern against sequential caching, then test a regional access pattern against sequential caching, and so on and so forth. Ideally, we expect these tests to demonstrate that PC2L offers better performance when a user specifies the access pattern for their data structure.

#### 4.6.3 Scalability Measurement

In order to ensure that PC2L works at scale, we will put it through several different tests. First of all, we will generate several benchmark programs that are data-intensive. Finally, we will measure how the performance of each of these programs changes as nodes, processor cores, and memory are added to a run of PC2L. If designed properly, we expect PC2L to deliver better performance with each additional resource it is given. Additionally, this sort of testing can support the development process as we can graph program performance and identify if PC2L ever runs into a performance plateau after adding any number of additional resources.

### 4.6.4 Usability Measurement

Above all, PC2L is a library designed for user consumption. Any library we make will be essentially useless outside of our lab unless we can convince real users to adopt it. This is where our measurement of usability comes in. After PC2L is fully develop, we will find both experienced and novice distributed computing developers, hand them the documentation, and have them evaluate how usable PC2L is across several different criteria. There are several different major usability metrics that come up in [66] including efficiency, effectiveness, productivity, satisfaction, learnability, safety, trustfulness, accessibility, and usefulness. While these criteria are typically used for non-technical, consumer-facing products, we can adapt some of them for our purposes

#### 4.6.5 Stopping Criteria

Although all of these evaluation criteria are important, the main metric we will use to determine a stopping point will be performance and scalability. We have made this choice because although changing syntax and/or adaptability features will be trivial once the full implementation is complete, changing core features will not be so easy. With this in mind, we will leave achieving ideal usability and adaptivity to future researchers, and instead focus on achieving similar, if not better, scalability and performance when compared with other frameworks. More specifically, PC2L will be complete when it can compete with and/or beat competing distributed computing frameworks in stress test utilizing memory-intensive, big memory applications.

# Chapter 5

# The PC2L Library

The main contribution of this thesis is an easy-to-use library for distributed C++ that supports standard library algorithms. The library includes two data structures, pc21::Vector and pc21::Map which work the same way as their standard library equivalents. In order to relay information between machines on an interconnected computing cluster, MPI. A single write-back cache on the CacheManager node (MPI rank 0) is utilized, and memory is moved to the connected CacheWorker nodes as soon as the RAM space on the head node is exceeded. The code for the library is publicly available on github at https://github.com/rudiejd/pc21, and it is intended to be used as a static shared library. Additionally, we have provided several applications which illustrate how PC2L might be used. Other than including some wind-up code which ensures that MPI is correctly initialized and terminated, data structures within the library can be used in exactly the same fashion as those in the libstdc++ STL.

**Code sample** This code solves the first project euler problem, which asks for the sum of all numbers below n that are multiples of 3 or 5. [54]. Compare to the STAPL code mentioned in Chapter 2.

```
using ull = unsigned long long;
3
   int main(int argc, char *argv[]) {
4
5
       // Boilerplate code to get MPI up and running
6
        auto& pc21 = pc21::System::get();
7
        pc2l.initialize(argc, argv);
       pc21.start();
8
9
        ull num = strtoull(argv[1], NULL, 0);
10
11
        // initialize a vector of type unsigned long long filled with the number specified by 2nd command line
        // this vector uses blocks of size 8 * sizeof(ull) = 8 * 8 = 64 bytes (on most systems)
12
        // Note how this value can be provided by users
13
        pc21::Vector<ull, 8 * sizeof(ull)> vec(num);
14
15
        // fill vector with values from 1 to n
        std::iota(vec.begin(), vec.end(), 1);
17
18
        // every number that does not have a 3 or 5 as a factor is set to 0
19
20
        std::replace_if(vec.begin(), vec.end(), [](auto i) {
           return !((i % 3) || (i % 5));
21
       }, 0);
22
23
        \ensuremath{//} sum all elements in the vector
24
25
        auto total = std::accumulate(vec.begin(), vec.end(), OULL);
26
        std::cout << "The total is " << total << std::endl;</pre>
27
```

Listing 5.1: PC2L code sample for Project Euler number 1. Headers removed for brevity

#### 5.1 Architecture




Figure 5.1: Visualization of the difference from [2]. These red lines represent internal connections within a cluster. This is obviously a simplification, as all of these lines would likely be connected to a switch or some other communication mechanism.

As previously discussed, PC2L's architecture is based on a single "writer" node that serves as the cache along with networked child nodes that essentially operate in a write-back scheme. Figure 5.1 displays the initial vision for how PC2L might have worked. As of the completion of this thesis, only a COW write-back unified cache and a distributed memory cache accessed through a communication tunnel have been achieved. The data structures depicted in this initial vision have also been implemented, and some degree of rudimentary prefetching has been implemented. However, there is not currently a python wrapper for this project. We arrived at several important implementation decisions in the course of implementing this architecture including storing member data for each data structure in blocks of heterogeneous size, utilizing template metaprogramming not just for generic typing, but also to allow users to choose functionality for each data structure, custom cache eviction routines, and prefetching routines. Each one of these topics deserves more thorough exposition.

#### **Block Division**

Every time an item within a PC2L data structure is retrieved or stored, there is a chance that it may need to be retrieved or sent to a remote node based on the current state of the

head node.

# Chapter 6

# Validation

While PC2L may sound great so far, we are in desperate need of some objective measurables that can demonstrate its efficiency, scalability, and usability. The goal will be to maximize each of these three key attributes, hopefully enough that they exceed comparable measurements for competing libraries.

## 6.1 Performance Comparison with Sequential Equivalents

First, we will compare PC2L data structures with their sequential equivalents in the C++ STL. We will do this through several unit tests which fill, remove, and find elements within several of PC2L's data structures. Of course, some data structures, like the pc21::graph will not have an exact sequential counterpart, in which case they will be compared to any data structure with common features, or reference libraries that implement the same structures. We expect sequential data structures to beat PC2L when a smaller number of elements is inserted into a data structure, but we expected PC2L to prevail as the number of elements in a data structure grows.

### 6.2 Adaptivity Assessment

Users will be able to customize caching in PC2L such that the elements that are cached best suit the access pattern of their project. In an attempt to evaluate whether this feature is actually adaptive to different access patterns, we will test different access patterns against different feature settings. For example, we could test a sequential access pattern against sequential caching, then test a regional access pattern against sequential caching, and so on and so forth. Ideally, we expect these tests to demonstrate that PC2L offers better performance when a user specifies the access pattern for their data structure.

### 6.3 Scalability Measurement

In order to ensure that PC2L works at scale, we will put it through several different tests. First of all, we will generate several believable programs that are data-intensive, and perhaps find a real application from another project. Next, we will adapt these programs to

utilize PC2L data structures. Finally, we will measure how the performance of each of these programs changes as nodes, processor cores, and memory are added to a run of PC2L. If designed properly, we expect PC2L to deliver better performance with each additional resource it is given. Additionally, this sort of testing can support the development process as we can graph program performance and identify if PC2L ever runs into a performance plateau after adding any number of additional resources.

#### 6.4 Usability Measurement

Above all, PC2L is a library designed for user consumption. Any library we make will be essentially useless outside of our lab unless we can convince real users to adopt it. This is where our measurement of usability comes in. After PC2L is fully develop, we will find both experienced and novice distributed computing developers, hand them the documentation, and have them evaluate how usable PC2L is across several different criteria. There are several different major usability metrics that come up in [?] including efficiency, effectiveness, productivity, satisfaction, learnability, safety, trustfulness, accessibility, and usefulness. While these criteria are typically used for non-technical, consumer-facing products, we can adapt some of them for our purposes

# Chapter 7

# Conclusion

In summary, PC2L will be a C++ framework that provides standard, distributed data structures comparable to those found in the C++ STL. Through exploration of numerous alternative libraries that attempt to achieve this goal, we extracted many contributions in the form of useful constructs and design patterns. We listed and justified the initial set of data structures that will be implemented in PC2L. We provided a description of the underlying concepts common to each of these data structures. We provided a timeline for the development of PC2L, stopping criteria for finishing work on PC2L, and evaluation criteria for demonstrating the usefulness of the library.

#### References

- [1] Antal Buss, Harshvardhan, Ioannis Papadopoulos, Olga Pearce, Timmie Smith, Gabriel Tanase, Nathan Thomas, Xiabing Xu, Mauro Bianco, Nancy M. Amato, and Lawrence Rauchwerger. Stapl: Standard template adaptive parallel library. In *Proceedings of the 3rd Annual Haifa Experimental Systems Conference*, SYSTOR '10, New York, NY, USA, 2010. Association for Computing Machinery.
- [2] Pattamsetti Raja Malleswara Rao. Distributed computing in Java 9: make the best of Java for distributing applications. Packt, 2017.
- [3] Distributed shared memory. courses.cs.vt.edu/~cs5204/fall99/distributedSys/amento/dsm.html.
- [4] Dijiang Huang and Huijun Wu. Chapter 2 virtualization. In Dijiang Huang and Huijun Wu, editors, *Mobile Cloud Computing*, pages 31–64. Morgan Kaufmann, 2018.
- [5] Gabriel Tanase, Antal Buss, Adam Fidel, Harshvardhan, Ioannis Papadopoulos, Olga Pearce, Timmie Smith, Nathan Thomas, Xiabing Xu, Nedal Mourad, Jeremy Vu, Mauro Bianco, Nancy M. Amato, and Lawrence Rauchwerger. The stapl parallel container framework. *SIGPLAN Not.*, 46(8):235–246, February 2011.
- [6] Charm tutorial. charmplusplus.org/CharmConcepts.html.
- [7] Philippe Charles, Christian Grothoff, Vijay Saraswat, Christopher Donawa, Allan Kielstra, Kemal Ebcioglu, Christoph von Praun, and Vivek Sarkar. X10. In *Proceedings of the 20th annual ACM SIGPLAN conference on Object oriented programming systems languages and applications OOPSLA '05*. ACM Press, 2005.
- [8] Greg Titus. The chapel runtime. chapel-lang.org/presentations/Chapel-Runtime-Charm++13.pdf.
- [9] Brad Fitzpatrick. Distributed caching with memcached. linuxjournal.com/article/7451.
- [10] David Reinsel, John Gantz, and John Rydning. The digitization of the world: From edge to core. *International Data Corporation*, page 3, November 2018.
- [11] Scott Christley, Yiming Lu, Chen Li, and Xiaohui Xie. Human genomes as email attachments. *Bioinformatics*, 25(2):274–275, 09 2008.

- [12] Arkaprava Basu, Jayneel Gandhi, Jichuan Chang, Mark D. Hill, and Michael M. Swift. Efficient virtual memory for big memory servers. SIGARCH Comput. Archit. News, 41(3):237–248, June 2013.
- [13] Gordon Brown, Ruyman Reyes, and Michael Wong. Towards heterogeneous and distributed computing in c++. In *Proceedings of the International Workshop on OpenCL*, IWOCL'19, New York, NY, USA, 2019. Association for Computing Machinery.
- [14] Lawrence Rauchwerger, Francisco Arzu, and Koji Ouchi. Standard templates adaptive parallel library (stapl). In Selected Papers from the 4th International Workshop on Languages, Compilers, and Run-Time Systems for Scalable Computers, LCR '98, page 402–409, Berlin, Heidelberg, 1998. Springer-Verlag.
- [15] Maurizio Drocco, Vito Giovanni Castellana, and Marco Minutoli. Practical distributed programming in c++. HPDC '20, page 35–39, New York, NY, USA, 2020. Association for Computing Machinery.
- [16] Chun-Xun Lin, Tsung-Wei Huang, Guannan Guo, and Martin D. F. Wong. A modern c++ parallel task programming library. In *Proceedings of the 27th ACM International Conference on Multimedia*, MM '19, page 2284–2287, New York, NY, USA, 2019. Association for Computing Machinery.
- [17] Shameem Akhter and Jason Roberts. Multi-core programming: increasing performance through software multi-threading. Intel Press, 2006.
- [18] Bilge Acun, Abhishek Gupta, Nikhil Jain, Akhil Langer, Harshitha Menon, Eric Mikida, Xiang Ni, Michael Robson, Yanhua Sun, Ehsan Totoni, Lukasz Wesolowski, and Laxmikant Kale. Parallel programming with migratable objects: Charm++ in practice. In *Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis*, SC '14, page 647–658. IEEE Press, 2014.
- [19] D. Callahan, B. L. Chamberlain, and H. P. Zima. The cascade high productivity language. In *Ninth International Workshop on High-Level Parallel Programming Models and Supportive Environments*, 2004. Proceedings., pages 52–60, 2004.
- [20] Philippe Charles, Christian Grothoff, Vijay Saraswat, Christopher Donawa, Allan Kiel-stra, Kemal Ebcioglu, Christoph von Praun, and Vivek Sarkar. X10: An object-oriented approach to non-uniform cluster computing. SIGPLAN Not., 40(10):519–538, October 2005.
- [21] J. Fu, J. Sun, and K. Wang. Spark a big data processing platform for machine learning. In 2016 International Conference on Industrial Informatics - Computing Technology, Intelligent Technology, Industrial Information Integration (ICIICII), pages 48–51, 2016.
- [22] Patrick Hunt, Mahadev Konar, Yahoo Grid, Flavio Junqueira, Benjamin Reed, and Yahoo Research. Zookeeper: Wait-free coordination for internet-scale systems. ATC. USENIX, 8, 06 2010.

- [23] B. Fitzpatrick. a distributed memory object caching system.
- [24] Qingchao Cai, Wentian Guo, Hao Zhang, Divyakant Agrawal, Gang Chen, Beng Chin Ooi, Kian-Lee Tan, Yong Meng Teo, and Sheng Wang. Efficient distributed memory management with rdma and caching. *Proc. VLDB Endow.*, 11(11):1604–1617, July 2018.
- [25] B Ramakrishna Rau and Joseph A. Fisher. Instruction-level parallel processing: History, overview and perspective. *The Journal of Supercomputing*, 7(1), 1993.
- [26] Kevin Dowd and Charles Severance. High Performance Computing Chapter 5. OpenStax-CNX, 2010.
- [27] George F. Coulouris. Distributed systems: Concepts and design, Chapter 1. Addison-Wesley, 2011.
- [28] Michael Sipser. *Introduction to the theory of computation*. Thomson Course Technology, 2nd ed edition, 2006.
- [29] Raymond Greenlaw, H. James Hoover, and Walter L. Ruzzo. *Limits to parallel computation: P-completeness theory*. Oxford University Press, 1995.
- [30] C. Alvarez and R. Greenlaw. A compendium of problems complete for symmetric logarithmic space:. *Computational Complexity*, 9(2):123–145, Dec 2000.
- [31] William Stallings. Computer organization and architecture: designing for performance. Prentice Hall, 8th ed edition, 2010.
- [32] Hong Tai Chou and David J. DeWitt. An evaluation of buffer management strategies for relational database systems. *Algorithmica*, 1(1–4):311–336, Nov 1986.
- [33] Pete Becker. N1682: A multi-threading library for standard c++. wg21.link/n1682.
- [34] Lawrence Crowl. N1815: Iso c++ strategic plan for multithreading. wg21.link/n1815.
- [35] Lawrence Crowl. N1875: C++ threads. wg21.link/n1875.
- [36] Kevlin Henney. N1883: Preliminary threading library proposal for tr2. wg21.link/ n1883.
- [37] Pete Becker. N1907: A multi-threading library for standard c++, revision 1. wg21. link/n1907.
- [38] Ion Gaztañaga. N2043: Simplifying and extending mutex and scoped lock types for c++ multi-threading library. wg21.link/n2043.
- [39] Peter Dimov. N2096: Transporting values and exceptions between threads. wg21.link/n2096.

- [40] Anthony Williams. N2139: Thoughts on a thread library for c++. wg21.link/n2139.
- [41] Thoughts on a Thread Library for C++. N2178: Proposed text for chapter 30, thread support library [threads]. wg21.link/n2139.
- [42] Howard E. Hinnant. N2184: Thread launching for c++. wg21.link/n2184.
- [43] Pete Becker. N2285: A multi-threading library for standard c++, revision 2. wg21. link/n2285.
- [44] Lawrence Crowl. N2889: An asynchronous call for c++. wg21.link/n2889.
- [45] Howard E. Hinnant, Beman Dawes, Lawrence Crowl, Jeff Gardland, and Anthony Williams. N2320: Multi-threading library for standard c++. wg21.link/n2320.
- [46] et. al. Hoberock. P0443: Multi-threading library for standard c++. wg21.link/p0443.
- [47] Xiaodong Zhang, Yanxia Qu, and Li Xiao. Improving distributed workload performance by sharing both cpu and memory resources. In *Proceedings 20th IEEE International Conference on Distributed Computing Systems*, pages 233–241, 2000.
- [48] Nian-Feng Tzeng and S. J. Wallach. Issues on the architecture and the design of distributed shared memory systems. In *Proceedings International Conference on Computer Design. VLSI in Computers and Processors*, pages 60–61, 1996.
- [49] System v application binary interface. uclibc.org/docs/psABI-x86\_64.pdf.
- [50] Gabriel Tanase, Mauro Bianco, Nancy M. Amato, and Lawrence Rauchwerger. The stapl parray. In *Proceedings of the 2007 Workshop on MEmory Performance: DEaling with Applications, Systems and Architecture*, MEDEA '07, page 73–80, New York, NY, USA, 2007. Association for Computing Machinery.
- [51] Harshvardhan, Nancy M. Amato, and Lawrence Rauchweger. Processing big data graphs on memory-restricted systems. In *Proceedings of the 23rd International Conference on Parallel Architectures and Compilation*, PACT '14, page 517–518, New York, NY, USA, 2014. Association for Computing Machinery.
- [52] Mani Zandifar, Mustafa Abdul Jabbar, Alireza Majidi, David Keyes, Nancy M. Amato, and Lawrence Rauchwerger. Composing algorithmic skeletons to express high-performance scientific applications. In *Proceedings of the 29th ACM on International Conference on Supercomputing*, ICS '15, page 415–424, New York, NY, USA, 2015. Association for Computing Machinery.
- [53] Ioannis Papadopoulos, Nathan Thomas, Adam Fidel, Nancy M. Amato, and Lawrence Rauchwerger. Stapl-rts: An application driven runtime system. In *Proceedings of the 29th ACM on International Conference on Supercomputing*, ICS '15, page 425–434, New York, NY, USA, 2015. Association for Computing Machinery.

- [54] Project euler: Problem 1. projecteuler.net/problem=1.
- [55] Laxmikant V. Kale and Sanjeev Krishnan. Charm++: A portable concurrent object oriented system based on c++. SIGPLAN Not., 28(10):91–108, October 1993.
- [56] L. V. Kalé, B. Ramkumar, A. B. Sinha, and V. A. Saletore. The CHARM Parallel Programming Language and System: Part II The Runtime system. Parallel Programming Laboratory Technical Report #95-03, 1994.
- [57] The x10 programming language. x10-lang.org.
- [58] B.L. Chamberlain, D. Callahan, and H.P. Zima. Parallel programmability and the chapel language. *The International Journal of High Performance Computing Applications*, 21(3):291–312, 2007.
- [59] Github: Chapel language. https://github.com/chapel-lang/chapel.
- [60] Brad Fitzpatrick. memcached: lj\_dev livejournal. lj-dev.livejournal.com/539656. html.
- [61] Mpi: A message passing interface. In Supercomputing '93:Proceedings of the 1993 ACM/IEEE Conference on Supercomputing, pages 878–883, 1993.
- [62] Jarek Nieplocha and Bryan Carpenter. Armci: A portable remote memory copy library for distributed array libraries and compiler run-time systems. In José Rolim, Frank Mueller, Albert Y. Zomaya, Fikret Ercal, Stephan Olariu, Binoy Ravindran, Jan Gustafsson, Hiroaki Takada, Ron Olsson, Laxmikant V. Kale, Pete Beckman, Matthew Haines, Hossam ElGindy, Denis Caromel, Serge Chaumette, Geoffrey Fox, Yi Pan, Keqin Li, Tao Yang, G. Chiola, G. Conte, L. V. Mancini, Domenique Méry, Beverly Sanders, Devesh Bhatt, and Viktor Prasanna, editors, Parallel and Distributed Processing, pages 533–546, Berlin, Heidelberg, 1999. Springer Berlin Heidelberg.
- [63] José M. Abuín, Nuno Lopes, Luís Ferreira, Tomás F. Pena, and Bertil Schmidt. Big data in metagenomics: Apache spark vs mpi. *PLOS ONE*, 15(10):1–20, 10 2020.
- [64] David R. Musser, Gillmer J. Derge, and Atul Saini. *STL tutorial and reference guide:* C++ programming with the standard template library. Addison-Wesley, 2005.
- [65] cppreference.com vector. https://en.cppreference.com/w/cpp/container/vector.
- [66] Ahmed Seffah, Mohammad Donyaee, Rex Kline, and Harkirat Padda. Usability measurement and metrics: A consolidated model. Software Quality Journal, 14:159–178, 06 2006.